diff options
| author | Renlin Li <renlin.li@arm.com> | 2015-08-26 17:37:42 +0000 |
|---|---|---|
| committer | Renlin Li <renlin@gcc.gnu.org> | 2015-08-26 17:37:42 +0000 |
| commit | e4f019d316695dc3bd9f509b8f3e16b5954fe231 (patch) | |
| tree | 45401ae9e7b9df1a9389123155c2f85377d9971e | |
| parent | 5ae7caad5160a2238fa40324095d7c07fcc3885d (diff) | |
| download | gcc-e4f019d316695dc3bd9f509b8f3e16b5954fe231.zip gcc-e4f019d316695dc3bd9f509b8f3e16b5954fe231.tar.gz gcc-e4f019d316695dc3bd9f509b8f3e16b5954fe231.tar.bz2 | |
[PATCH][AARCH64]Add backend aarch64_bfi pattern.
2015-08-26 Renlin Li <renlin.li@arm.com>
gcc/
* config/aarch64/aarch64.md (aarch64_bfi): New pattern.
gcc/testsuite/
* gcc.target/aarch64/combine_bfi_1.c: New.
From-SVN: r227226
| -rw-r--r-- | gcc/ChangeLog | 4 | ||||
| -rw-r--r-- | gcc/config/aarch64/aarch64.md | 10 | ||||
| -rw-r--r-- | gcc/testsuite/ChangeLog | 4 | ||||
| -rw-r--r-- | gcc/testsuite/gcc.target/aarch64/combine_bfi_1.c | 34 |
4 files changed, 52 insertions, 0 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index a0c4fb9..c56f8ba 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,7 @@ +2015-08-26 Renlin Li <renlin.li@arm.com> + + * config/aarch64/aarch64.md (*aarch64_bfi<GPI:mode><ALLX:mode>4): New. + 2015-08-26 Marcus Shawcroft <marcus.shawcroft@arm.com> Jiong Wang <jiong.wang@arm.com> diff --git a/gcc/config/aarch64/aarch64.md b/gcc/config/aarch64/aarch64.md index 80fd6c4..c8511f0 100644 --- a/gcc/config/aarch64/aarch64.md +++ b/gcc/config/aarch64/aarch64.md @@ -3927,6 +3927,16 @@ [(set_attr "type" "bfm")] ) +(define_insn "*aarch64_bfi<GPI:mode><ALLX:mode>4" + [(set (zero_extract:GPI (match_operand:GPI 0 "register_operand" "+r") + (match_operand 1 "const_int_operand" "n") + (match_operand 2 "const_int_operand" "n")) + (zero_extend:GPI (match_operand:ALLX 3 "register_operand" "r")))] + "UINTVAL (operands[1]) <= <ALLX:sizen>" + "bfi\\t%<GPI:w>0, %<GPI:w>3, %2, %1" + [(set_attr "type" "bfm")] +) + (define_insn "*extr_insv_lower_reg<mode>" [(set (zero_extract:GPI (match_operand:GPI 0 "register_operand" "+r") (match_operand 1 "const_int_operand" "n") diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index b1dcc15..27be013 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -1,3 +1,7 @@ +2015-08-26 Renlin Li <renlin.li@arm.com> + + * gcc.target/aarch64/combine_bfi_1.c: New testcase. + 2015-08-26 Jiong Wang <jiong.wang@arm.com> * gcc.target/aarch64/tlsie_tiny_1.c: New testcase. diff --git a/gcc/testsuite/gcc.target/aarch64/combine_bfi_1.c b/gcc/testsuite/gcc.target/aarch64/combine_bfi_1.c new file mode 100644 index 0000000..accf144 --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/combine_bfi_1.c @@ -0,0 +1,34 @@ +/* { dg-do compile } */ +/* { dg-options "-O2 -fdump-rtl-combine" } */ + +int +f1 (int x, int y) +{ + return (x & ~0x0ffff00) | ((y << 8) & 0x0ffff00); +} + +int +f2 (int x, int y) +{ + return (x & ~0x0ff000) | ((y & 0x0ff) << 12); +} + +int +f3 (int x, int y) +{ + return (x & ~0xffff) | (y & 0xffff); +} + +int +f4 (int x, int y) +{ + return (x & ~0xff) | (y & 0xff); +} + +long +f5 (long x, long y) +{ + return (x & ~0xffffffffull) | (y & 0xffffffff); +} + +/* { dg-final { scan-rtl-dump-times "\\*aarch64_bfi" 5 "combine" } } */ |