aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRichard Earnshaw <rearnsha@arm.com>1999-10-28 10:29:38 +0000
committerRichard Earnshaw <rearnsha@gcc.gnu.org>1999-10-28 10:29:38 +0000
commite4597bdf0bbfe1181f0e664256304be45bd9cded (patch)
treedc6b556ae94faa8d9f79cf86e4221de4e159e097
parent1d96e5b4b8d8a8ad67f90d0ad7c1210c7081efb9 (diff)
downloadgcc-e4597bdf0bbfe1181f0e664256304be45bd9cded.zip
gcc-e4597bdf0bbfe1181f0e664256304be45bd9cded.tar.gz
gcc-e4597bdf0bbfe1181f0e664256304be45bd9cded.tar.bz2
* arm.md (*casesi_insn): Add a clobber of the condition-code register.
From-SVN: r30238
-rw-r--r--gcc/ChangeLog5
-rw-r--r--gcc/config/arm/arm.md1
2 files changed, 6 insertions, 0 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 55403b9..26a29ff 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,8 @@
+Thu Oct 28 11:05:13 1999 Richard Earnshaw <rearnsha@arm.com>
+
+ * arm.md (casesi_insn): Add a clobber of the condition code
+ register.
+
Mon Oct 18 21:16:06 1999 Fred Fish <fnf@be.com>
* tm.texi (CC1PLUS_SPEC): Make it clear in the docs that CC1_SPEC is
diff --git a/gcc/config/arm/arm.md b/gcc/config/arm/arm.md
index b59e535..88c0dbe 100644
--- a/gcc/config/arm/arm.md
+++ b/gcc/config/arm/arm.md
@@ -4686,6 +4686,7 @@
(mem:SI (plus:SI (mult:SI (match_dup 0) (const_int 4))
(label_ref (match_operand 2 "" ""))))
(label_ref (match_operand 3 "" ""))))
+ (clobber (reg:CC 24))
(use (label_ref (match_dup 2)))])]
""
"*