diff options
| author | Christophe Lyon <christophe.lyon@linaro.org> | 2015-01-21 11:14:57 +0000 |
|---|---|---|
| committer | Christophe Lyon <clyon@gcc.gnu.org> | 2015-01-21 12:14:57 +0100 |
| commit | d048f8c33952f2581296deaf32b3db6a210996a8 (patch) | |
| tree | 5deefa44b5a24a01aefa0bf4581d4b0b3b604066 | |
| parent | 84722ccab11fac59290afa94e90b9f00e254cb48 (diff) | |
| download | gcc-d048f8c33952f2581296deaf32b3db6a210996a8.zip gcc-d048f8c33952f2581296deaf32b3db6a210996a8.tar.gz gcc-d048f8c33952f2581296deaf32b3db6a210996a8.tar.bz2 | |
[ARM/AArch64][testsuite] Add vmovn tests.
2015-01-21 Christophe Lyon <christophe.lyon@linaro.org>
* gcc.target/aarch64/advsimd-intrinsics/vmovn.c: New file.
From-SVN: r219939
| -rw-r--r-- | gcc/testsuite/ChangeLog | 4 | ||||
| -rw-r--r-- | gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vmovn.c | 50 |
2 files changed, 54 insertions, 0 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index ec795ea..fd74430 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -1,5 +1,9 @@ 2015-01-21 Christophe Lyon <christophe.lyon@linaro.org> + * gcc.target/aarch64/advsimd-intrinsics/vmovn.c: New file. + +2015-01-21 Christophe Lyon <christophe.lyon@linaro.org> + * gcc.target/aarch64/advsimd-intrinsics/vXXXw.inc: New file. * gcc.target/aarch64/advsimd-intrinsics/vsubw.c: New file. * gcc.target/aarch64/advsimd-intrinsics/vaddw.c: Use code from diff --git a/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vmovn.c b/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vmovn.c new file mode 100644 index 0000000..bc2c2ca --- /dev/null +++ b/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vmovn.c @@ -0,0 +1,50 @@ +#include <arm_neon.h> +#include "arm-neon-ref.h" +#include "compute-ref-data.h" + +/* Expected results. */ +VECT_VAR_DECL(expected,int,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3, + 0xf4, 0xf5, 0xf6, 0xf7 }; +VECT_VAR_DECL(expected,int,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 }; +VECT_VAR_DECL(expected,int,32,2) [] = { 0xfffffff0, 0xfffffff1 }; +VECT_VAR_DECL(expected,uint,8,8) [] = { 0xf0, 0xf1, 0xf2, 0xf3, + 0xf4, 0xf5, 0xf6, 0xf7 }; +VECT_VAR_DECL(expected,uint,16,4) [] = { 0xfff0, 0xfff1, 0xfff2, 0xfff3 }; +VECT_VAR_DECL(expected,uint,32,2) [] = { 0xfffffff0, 0xfffffff1 }; + +#define TEST_MSG "VMOVN" +void exec_vmovn (void) +{ + /* Basic test: vec64=vmovn(vec128), then store the result. */ +#define TEST_VMOVN(T1, T2, W, W2, N) \ + VECT_VAR(vector64, T1, W2, N) = \ + vmovn_##T2##W(VECT_VAR(vector128, T1, W, N)); \ + vst1_##T2##W2(VECT_VAR(result, T1, W2, N), VECT_VAR(vector64, T1, W2, N)) + + DECL_VARIABLE_64BITS_VARIANTS(vector64); + DECL_VARIABLE_128BITS_VARIANTS(vector128); + + TEST_MACRO_128BITS_VARIANTS_2_5(VLOAD, vector128, buffer); + + clean_results (); + + TEST_VMOVN(int, s, 16, 8, 8); + TEST_VMOVN(int, s, 32, 16, 4); + TEST_VMOVN(int, s, 64, 32, 2); + TEST_VMOVN(uint, u, 16, 8, 8); + TEST_VMOVN(uint, u, 32, 16, 4); + TEST_VMOVN(uint, u, 64, 32, 2); + + CHECK(TEST_MSG, int, 8, 8, PRIx32, expected, ""); + CHECK(TEST_MSG, int, 16, 4, PRIx64, expected, ""); + CHECK(TEST_MSG, int, 32, 2, PRIx32, expected, ""); + CHECK(TEST_MSG, uint, 8, 8, PRIx32, expected, ""); + CHECK(TEST_MSG, uint, 16, 4, PRIx64, expected, ""); + CHECK(TEST_MSG, uint, 32, 2, PRIx32, expected, ""); +} + +int main (void) +{ + exec_vmovn (); + return 0; +} |