diff options
author | Andrew Pinski <pinskia@physics.uc.edu> | 2004-09-01 05:26:15 +0000 |
---|---|---|
committer | Andrew Pinski <pinskia@gcc.gnu.org> | 2004-08-31 22:26:15 -0700 |
commit | c11ddb68248978c0cbefcb037cf3c72cbc326f6b (patch) | |
tree | 2babd5c98e5327bc2f9578a3408771cbe119e547 | |
parent | 88ff8f7d0f14074799b3ee91c97e24d2a85fab33 (diff) | |
download | gcc-c11ddb68248978c0cbefcb037cf3c72cbc326f6b.zip gcc-c11ddb68248978c0cbefcb037cf3c72cbc326f6b.tar.gz gcc-c11ddb68248978c0cbefcb037cf3c72cbc326f6b.tar.bz2 |
rs6000-power2-1.c (t1, t2, t3, t4): Add volatile.
2004-08-31 Andrew Pinski <pinskia@physics.uc.edu>
* gcc.dg/rs6000-power2-1.c (t1, t2, t3, t4): Add volatile.
* gcc.dg/rs6000-power2-2.c: Fix the scan-assembly for the store.
(t1, t2, t3, t4): Add volatile.
From-SVN: r86871
-rw-r--r-- | gcc/testsuite/ChangeLog | 6 | ||||
-rw-r--r-- | gcc/testsuite/gcc.dg/rs6000-power2-1.c | 6 | ||||
-rw-r--r-- | gcc/testsuite/gcc.dg/rs6000-power2-2.c | 8 |
3 files changed, 13 insertions, 7 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index 203f6a6..e74cfac 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -1,3 +1,9 @@ +2004-08-31 Andrew Pinski <pinskia@physics.uc.edu> + + * gcc.dg/rs6000-power2-1.c (t1, t2, t3, t4): Add volatile. + * gcc.dg/rs6000-power2-2.c: Fix the scan-assembly for the store. + (t1, t2, t3, t4): Add volatile. + 2004-08-31 Mark Mitchell <mark@codesourcery.com> * g++.dg/ext/visibility/arm1.C: New test. diff --git a/gcc/testsuite/gcc.dg/rs6000-power2-1.c b/gcc/testsuite/gcc.dg/rs6000-power2-1.c index 7d344a9..193647e 100644 --- a/gcc/testsuite/gcc.dg/rs6000-power2-1.c +++ b/gcc/testsuite/gcc.dg/rs6000-power2-1.c @@ -4,9 +4,9 @@ if the register is a floating point one (I think this cannot happen in real life except in this example). */ -register double t1 __asm__("r14"); -register double t2 __asm__("r15"); -register double t3 __asm__("r16"), t4 __asm__("r17"); +register volatile double t1 __asm__("r14"); +register volatile double t2 __asm__("r15"); +register volatile double t3 __asm__("r16"), t4 __asm__("r17"); void t(double *a, double *b) { t1 = a[-1]; diff --git a/gcc/testsuite/gcc.dg/rs6000-power2-2.c b/gcc/testsuite/gcc.dg/rs6000-power2-2.c index 2fefbcb..c5c7c7b 100644 --- a/gcc/testsuite/gcc.dg/rs6000-power2-2.c +++ b/gcc/testsuite/gcc.dg/rs6000-power2-2.c @@ -3,11 +3,11 @@ /* { dg-final { scan-assembler-not "lfd" } } */ /* { dg-final { scan-assembler-not "sfd" } } */ /* { dg-final { scan-assembler "lfq" } } */ -/* { dg-final { scan-assembler "sfq" } } */ +/* { dg-final { scan-assembler "stfq" } } */ -register double t1 __asm__("fr0"); -register double t2 __asm__("fr1"); -register double t3 __asm__("fr2"), t4 __asm__("fr3"); +register volatile double t1 __asm__("fr0"); +register volatile double t2 __asm__("fr1"); +register volatile double t3 __asm__("fr2"), t4 __asm__("fr3"); void t(double *a, double *b) { t1 = a[-1]; |