diff options
| author | Jeff Law <law@gcc.gnu.org> | 1999-09-14 01:18:02 -0600 |
|---|---|---|
| committer | Jeff Law <law@gcc.gnu.org> | 1999-09-14 01:18:02 -0600 |
| commit | 51f53e010519ccfd1c857f37c52d34cc6e31a3d0 (patch) | |
| tree | 6c4262119de73bfb809ba3bc1580b6a7e4008913 | |
| parent | 66519c706ba1219b082e946f47e8059631ae77c6 (diff) | |
| download | gcc-51f53e010519ccfd1c857f37c52d34cc6e31a3d0.zip gcc-51f53e010519ccfd1c857f37c52d34cc6e31a3d0.tar.gz gcc-51f53e010519ccfd1c857f37c52d34cc6e31a3d0.tar.bz2 | |
Fix typo in comment.
From-SVN: r29392
| -rw-r--r-- | gcc/loop.c | 2 |
1 files changed, 1 insertions, 1 deletions
@@ -4053,7 +4053,7 @@ strength_reduce (scan_start, end, loop_top, insn_count, /* The register from BL2 must be set before the register from BL is set, or we must be able to move the latter set after the former set. Currently there can't be any labels - in-between when biv_toal_increment returns nonzero both times + in-between when biv_total_increment returns nonzero both times but we test it here in case some day some real cfg analysis gets used to set always_computable. */ && ((loop_insn_first_p (bl2->biv->insn, bl->biv->insn) |