diff options
| author | Shahab Vahedi <shahab@synopsys.com> | 2021-08-17 16:39:26 +0200 |
|---|---|---|
| committer | Shahab Vahedi <shahab@synopsys.com> | 2021-08-17 18:33:05 +0200 |
| commit | 5d9cff510e8c04ded28272ef2121d814f5787a57 (patch) | |
| tree | 4dc07f168a81e186f565854383b6d6e29a2906cf /sim/m32c | |
| parent | c0154a4a21a3aed01ef53877af05cf0109a0b124 (diff) | |
| download | binutils-5d9cff510e8c04ded28272ef2121d814f5787a57.zip binutils-5d9cff510e8c04ded28272ef2121d814f5787a57.tar.gz binutils-5d9cff510e8c04ded28272ef2121d814f5787a57.tar.bz2 | |
opcodes: Fix the auxiliary register numbers for ARC HS
The numbers for the auxiliary registers "tlbindex" and
"tlbcommand" of ARCv2HS are incorrect. This patch makes
the following changes to correct that error.
,------------.-----------------.---------------.
| aux. reg. | old (incorrect) | new (correct) |
|------------+-----------------+---------------|
| tlbindex | 0x463 | 0x464 |
| tlbcommand | 0x464 | 0x465 |
`------------^-----------------^---------------'
opcodes/
2021-08-17 Shahab Vahedi <shahab@synopsys.com>
* arc-regs.h (DEF): Fix the register numbers.
Diffstat (limited to 'sim/m32c')
0 files changed, 0 insertions, 0 deletions