diff options
| author | Christian Groessler <chris@groessler.org> | 2020-08-04 22:29:15 +0200 |
|---|---|---|
| committer | Christian Groessler <chris@groessler.org> | 2020-08-04 22:31:42 +0200 |
| commit | 563a322515e1fd03ee93c74e7144b231a4f63281 (patch) | |
| tree | 28cea54f520bf0eb9b7e04976c73ab7ca913956a /opcodes | |
| parent | 97916bfedfd8a1577028f850368fdc0f2aca7653 (diff) | |
| download | binutils-563a322515e1fd03ee93c74e7144b231a4f63281.zip binutils-563a322515e1fd03ee93c74e7144b231a4f63281.tar.gz binutils-563a322515e1fd03ee93c74e7144b231a4f63281.tar.bz2 | |
Z8k: fix sout/soudb opcodes with direct address
Problem found by Tadashi G. Takaoka.
2020-08-04 Christian Groessler <chris@groessler.org>
Tadashi G. Takaoka <tadashi.g.takaoka@gmail.com>
* z8kgen.c (opt): Fix "sout imm16,rs" and "soutb imm16,rbs"
opcodes (special "out" to absolute address).
* z8k-opc.h: Regenerate.
2020-08-04 Christian Groessler <chris@groessler.org>
* gas/testsuite/gas/z8k/inout.d: Adapt to correct encoding of
"sout/soutb #imm,reg"
Diffstat (limited to 'opcodes')
| -rw-r--r-- | opcodes/ChangeLog | 7 | ||||
| -rw-r--r-- | opcodes/z8k-opc.h | 8 | ||||
| -rw-r--r-- | opcodes/z8kgen.c | 4 |
3 files changed, 13 insertions, 6 deletions
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog index 3fae7c7..44c0ac2 100644 --- a/opcodes/ChangeLog +++ b/opcodes/ChangeLog @@ -1,3 +1,10 @@ +2020-08-04 Christian Groessler <chris@groessler.org> + Tadashi G. Takaoka <tadashi.g.takaoka@gmail.com> + + * z8kgen.c (opt): Fix "sout imm16,rs" and "soutb imm16,rbs" + opcodes (special "out" to absolute address). + * z8k-opc.h: Regenerate. + 2020-07-30 H.J. Lu <hongjiu.lu@intel.com> PR gas/26305 diff --git a/opcodes/z8k-opc.h b/opcodes/z8k-opc.h index 35ce4bc..c852e1c 100644 --- a/opcodes/z8k-opc.h +++ b/opcodes/z8k-opc.h @@ -3252,21 +3252,21 @@ const opcode_entry_type z8k_table[] = { "sotirb",OPC_sotirb,0,{CLASS_IRO+(ARG_RD),CLASS_IR+(ARG_RS),CLASS_REG_WORD+(ARG_RA),}, {CLASS_BIT+3,CLASS_BIT+0xa,CLASS_REGN0+(ARG_RS),CLASS_BIT+3,CLASS_BIT+0,CLASS_REG+(ARG_RA),CLASS_REG+(ARG_RD),CLASS_BIT+0,0,},3,4,170}, -/* 0011 1011 ssss 0110 imm16 *** sout imm16,rs */ +/* 0011 1011 ssss 0111 imm16 *** sout imm16,rs */ { #ifdef NICENAMES "sout imm16,rs",16,12,0x00, #endif "sout",OPC_sout,0,{CLASS_IMM+(ARG_IMM16),CLASS_REG_WORD+(ARG_RS),}, - {CLASS_BIT+3,CLASS_BIT+0xb,CLASS_REG+(ARG_RS),CLASS_BIT+6,CLASS_IMM+(ARG_IMM16),0,0,0,0,},2,4,171}, + {CLASS_BIT+3,CLASS_BIT+0xb,CLASS_REG+(ARG_RS),CLASS_BIT+7,CLASS_IMM+(ARG_IMM16),0,0,0,0,},2,4,171}, -/* 0011 1010 ssss 0110 imm16 *** soutb imm16,rbs */ +/* 0011 1010 ssss 0111 imm16 *** soutb imm16,rbs */ { #ifdef NICENAMES "soutb imm16,rbs",8,12,0x00, #endif "soutb",OPC_soutb,0,{CLASS_IMM+(ARG_IMM16),CLASS_REG_BYTE+(ARG_RS),}, - {CLASS_BIT+3,CLASS_BIT+0xa,CLASS_REG+(ARG_RS),CLASS_BIT+6,CLASS_IMM+(ARG_IMM16),0,0,0,0,},2,4,172}, + {CLASS_BIT+3,CLASS_BIT+0xa,CLASS_REG+(ARG_RS),CLASS_BIT+7,CLASS_IMM+(ARG_IMM16),0,0,0,0,},2,4,172}, /* 0011 1011 ssN0 1011 0000 aaaa dddd 1000 *** soutd @ro,@rs,ra */ { diff --git a/opcodes/z8kgen.c b/opcodes/z8kgen.c index b72fcff..e22e6d6 100644 --- a/opcodes/z8kgen.c +++ b/opcodes/z8kgen.c @@ -458,8 +458,8 @@ static struct op opt[] = {"CZS---", 13, 8, "1011 0010 dddd 0001 iiii iiii 0000 imm4", "sllb rbd,imm4", 0}, {"CZS---", 13, 32, "1011 0011 dddd 0101 0000 0000 imm8", "slll rrd,imm8", 0}, - {"------", 12, 16, "0011 1011 ssss 0110 imm16", "sout imm16,rs", 0}, - {"------", 12, 8, "0011 1010 ssss 0110 imm16", "soutb imm16,rbs", 0}, + {"------", 12, 16, "0011 1011 ssss 0111 imm16", "sout imm16,rs", 0}, + {"------", 12, 8, "0011 1010 ssss 0111 imm16", "soutb imm16,rbs", 0}, {"---V--", 21, 16, "0011 1011 ssN0 1011 0000 aaaa dddd 1000", "soutd @ro,@rs,ra", 0}, {"---V--", 21, 8, "0011 1010 ssN0 1011 0000 aaaa dddd 1000", "soutdb @ro,@rs,ra", 0}, {"---V--", 11, 16, "0011 1011 ssN0 1011 0000 aaaa dddd 0000", "sotdr @ro,@rs,ra", 0}, |