aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorCui, Lili <lili.cui@intel.com>2024-05-22 14:38:32 +0800
committerCui, Lili <lili.cui@intel.com>2024-05-22 15:26:34 +0800
commitb757e3c1acbec5173f5ca04eb0cc7cfad7c7cb7e (patch)
treec7dcc03f18d21371f1e54525282269bf7949d6ce
parent559f8726e8d2e2eb054163b8f6f8b0bc5e4f400d (diff)
downloadbinutils-b757e3c1acbec5173f5ca04eb0cc7cfad7c7cb7e.zip
binutils-b757e3c1acbec5173f5ca04eb0cc7cfad7c7cb7e.tar.gz
binutils-b757e3c1acbec5173f5ca04eb0cc7cfad7c7cb7e.tar.bz2
X86: Remove "i.rex" to eliminate extra conditional branch
Resulting code will do better without the extra conditional branch. Remove "i.rex" to eliminate extra conditional branch. gas/ChangeLog: * config/tc-i386.c (establish_rex): Remove i.rex.
-rw-r--r--gas/config/tc-i386.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/gas/config/tc-i386.c b/gas/config/tc-i386.c
index dc6d8bb..cb3d464 100644
--- a/gas/config/tc-i386.c
+++ b/gas/config/tc-i386.c
@@ -4308,7 +4308,7 @@ static void establish_rex (void)
&& (i.op[first].regs->reg_flags & RegRex64) != 0)
|| (i.types[last].bitfield.class == Reg && i.types[last].bitfield.byte
&& (i.op[last].regs->reg_flags & RegRex64) != 0))
- && !i.rex && !is_apx_rex2_encoding () && !is_any_vex_encoding (&i.tm))
+ && !is_apx_rex2_encoding () && !is_any_vex_encoding (&i.tm))
i.rex |= REX_OPCODE;
/* For REX/REX2/EVEX prefix instructions, we need to convert old registers