1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
|
# See LICENSE for license details.
#*****************************************************************************
# fma.S
#-----------------------------------------------------------------------------
#
# Test fma instruction in a vf block.
#
#include "riscv_test.h"
#include "test_macros.h"
RVTEST_RV64UV
RVTEST_CODE_BEGIN
vsetcfg 3,16
li a3,2048
vsetvl a3,a3
la a4,src
fld f0,0(a4)
fld f1,8(a4)
fmv.x.d s0,f0
fmv.x.d s1,f1
vmsv vx1,s0
vmsv vx2,s1
lui a0,%hi(vtcode)
vf %lo(vtcode)(a0)
li a7,0
li a6,400
wait:
addi a7,a7,1
bne a7,a6,wait
fadd.d f0,f0,f1
fmv.x.d s2,f0
la a5,dest
vfsd vf0,a5
fence
la s3,result
ld s4,0(s3)
li TESTNUM,2
bne s2,s4,fail
# verify 1st fadd
li a2,0
loop1:
ld a0,0(a5)
addi TESTNUM,a2,3
bne a0,s4,fail
addi a5,a5,8
addi a2,a2,1
bne a2,a3,loop1
# verify 2nd fmadd
la a5,dest
vfsd vf2,a5
fence
ld s4,8(s3)
li a2,0
loop2:
ld a0,0(a5)
addi TESTNUM,a2,3
bne a0,s4,fail
addi a5,a5,8
addi a2,a2,1
bne a2,a3,loop2
# verify 3rd fmul
la a5,dest
vfsd vf5,a5
fence
ld s4,16(s3)
li a2,0
loop3:
ld a0,0(a5)
addi TESTNUM,a2,3
bne a0,s4,fail
addi a5,a5,8
addi a2,a2,1
bne a2,a3,loop3
# verify 4th fmul
la a5,dest
vfsd vf8,a5
fence
ld s4,24(s3)
li a2,0
loop4:
ld a0,0(a5)
addi TESTNUM,a2,3
bne a0,s4,fail
addi a5,a5,8
addi a2,a2,1
bne a2,a3,loop4
# verify 5th fmadd
la a5,dest
vfsd vf9,a5
fence
ld s4,32(s3)
li a2,0
loop5:
ld a0,0(a5)
addi TESTNUM,a2,3
bne a0,s4,fail
addi a5,a5,8
addi a2,a2,1
bne a2,a3,loop5
# verify 6th fnmadd
la a5,dest
vfsd vf11,a5
fence
ld s4,40(s3)
li a2,0
loop6:
ld a0,0(a5)
addi TESTNUM,a2,3
bne a0,s4,fail
addi a5,a5,8
addi a2,a2,1
bne a2,a3,loop6
j pass
vtcode:
fmv.d.x f0,x1
fmv.d.x f1,x2
fmv.d.x f2,x1
fmv.d.x f3,x2
fmv.d.x f4,x1
fmv.d.x f5,x2
fmv.d.x f6,x1
fmv.d.x f7,x2
fmv.d.x f8,x1
fmv.d.x f9,x2
fmv.d.x f10,x1
fmv.d.x f11,x2
fmv.d.x f12,x1
fmv.d.x f13,x2
fmv.d.x f14,x1
fmv.d.x f15,x2
fadd.d f0,f0,f1
fmadd.d f2,f2,f3,f4
fmul.d f5,f5,f6
fmul.d f8,f5,f7
fmadd.d f9,f9,f10,f9
fnmadd.d f11,f12,f13,f14
stop
TEST_PASSFAIL
RVTEST_CODE_END
.data
RVTEST_DATA_BEGIN
TEST_DATA
src:
.double 1.0
.double 2.0
result:
.double 3.0
.double 3.0
.double 2.0
.double 4.0
.double 4.0
.double -3.0
dest:
.skip 16384
RVTEST_DATA_END
|
