aboutsummaryrefslogtreecommitdiff
path: root/isa
AgeCommit message (Collapse)AuthorFilesLines
2016-02-29remove comments now that tests passsqrt-171Colin Schmidt1-2/+0
2016-02-24add new failing fsqrt test caseColin Schmidt1-0/+3
when using testfloat the correct format is input output unknown value This comment requested by palmer
2016-02-18What is the square root of 171?Palmer Dabbelt1-0/+4
I get differnt answers on Rocket and Spike. The Spike answer matches my Intel machine. This fails when I compute both the single precision and double precision answer.
2016-01-29Test that fcvt canonicalizes NaNsPalmer Dabbelt1-0/+12
I believe this is entirely within the RISC-V ISA spec: * fmv is defined to move IEEE floats * All otherwise-unspeficied floating-point operations canonicalize NaNs This test fails on Spike, but passes on Rocket. I believe this is the source of my current torture failures.
2016-01-29Check NAN values in fdiv testsPalmer Dabbelt2-0/+11
The new RISC-V ISA spec mandates NAN bit patterns. This test checks to make sure that those bit patterns come out of fsqrt(-1). These pass on both spike and Rocket. An additional _DWORD_RESULT version of the FP test macros is added to facilitate floating-point tests that compare against particular bit patterns.
2016-01-12Use new NaN handling for conversions to integerAndrew Waterman1-4/+4
2016-01-12Use new canonical NaNAndrew Waterman1-0/+4
2016-01-12Write 1, not 0, to MIPIAndrew Waterman1-1/+1
2015-12-14change la to li as appropriate in test macrosHoward Mao1-2/+2
2015-11-16Update IPI test to work with new mechanismAndrew Waterman1-17/+3
2015-10-19Avoid REMU in timer testAndrew Waterman1-2/+7
2015-09-24Add another recoding testAndrew Waterman1-0/+9
2015-09-21Add another recoding test caseAndrew Waterman1-0/+8
2015-09-20Remove Hwacha v3 testsAndrew Waterman88-36345/+4
2015-09-20Add another FP recoding test caseAndrew Waterman1-6/+20
2015-09-16Add test for FP recoding corner casesAndrew Waterman2-1/+37
2015-08-03Use medany code model, not PIC, for ISA testsAndrew Waterman1-1/+1
2015-07-06Coherence torture test for VM testsAndrew Waterman1-2/+3
VM tests only support one core, so have the other cores hammer on the memory system to attempt to catch simple coherence regressions.
2015-07-05New M-mode timersAndrew Waterman6-1143/+1097
2015-05-19Add basic WFI testAndrew Waterman4-0/+51
2015-05-09Update to privileged architecture version 1.7Andrew Waterman7-16/+55
2015-04-13Correct expected high value of multiplicationJoakim Andersson2-8/+7
2015-04-12Better coverage of mul high instructionsJoakim Andersson4-0/+31
2015-04-03Run RV32 tests on spike with --isa=RV32Andrew Waterman5-6/+14
2015-03-27New virtual memory implementation (Sv39)Andrew Waterman1-4/+4
2015-03-25split out S-mode tests and M-mode testsYunsup Lee42-97/+278
2015-03-24Don't assume PRV1/2 and IE1/2 are resetAndrew Waterman1-1/+1
2015-03-21Merge rv64si and rv32si testsAndrew Waterman14-286/+324
2015-03-20Add fdiv testAndrew Waterman3-5/+48
2015-03-17relay hwacha cause/aux to scause/sbadaddrYunsup Lee11-24/+24
2015-03-17Merge [shm]call into ecall, [shm]ret into eretAndrew Waterman3-3/+3
2015-03-16revamp vector tests with new privileged spec, and add scalar pt testsYunsup Lee18-160/+56
2015-03-14Add PTE dirty bit testAndrew Waterman2-0/+85
2015-03-12Update to new privileged specAndrew Waterman20-186/+129
2015-02-23Added more +/- NaN/inf tests for fcvt.{w/l/wu/lu}.{s/d}Christopher Celio1-8/+43
2015-02-22Added -NaN test for fcvt.{w/h}.sChristopher Celio1-0/+19
2015-02-19Unify rv32/rv64 timer testsAndrew Waterman2-43/+10
2015-02-15Make rv64uf-p-ldst test the sign bit, tooAndrew Waterman1-4/+10
2015-01-09Add LICENSEAndrew Waterman255-0/+510
2015-01-04Avoid deprecated "b" pseudo-op; use "j" insteadAndrew Waterman4-9/+9
2015-01-02On misaligned fetch, EPC = branch target, not sourceAndrew Waterman1-5/+8
We can revert this commit if we decide to change the EPC behavior.
2014-12-03Use new toolchain and calling conventionAndrew Waterman1-2/+3
2014-12-03Rely on assembler to relax far branchesAndrew Waterman1-12/+3
2014-12-03Make timer test more thoroughAndrew Waterman1-12/+1043
2014-11-22relax rv32si timer test a bitYunsup Lee1-1/+2
2014-11-13remove zscale specific testsYunsup Lee4-192/+0
2014-11-13enable make subsetsYunsup Lee1-7/+16
2014-11-13make rv32si fault load/store test strongerYunsup Lee1-1/+5
2014-11-12beef up rv32si testsYunsup Lee11-0/+547
2014-11-06Fix build with riscv-gcc version 4.9Andrew Waterman1-1/+1