index
:
rocket-tools/riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
isa
/
rv64mi
Age
Commit message (
Expand
)
Author
Files
Lines
2019-07-29
Support RV32E. Fixed #198 (#200)
Leway Colin
1
-5
/
+5
2019-04-20
masking no longer required.
Neel
1
-16
/
+0
2019-04-20
removing check for reset value of type in mcontrol
Neel
1
-10
/
+8
2019-04-20
fix for #159 #158
Neel
1
-4
/
+7
2018-12-18
Avoid using t3 and t4 for supporting RV32E (#173)
zhonghochen
1
-5
/
+6
2018-09-06
Revert "breakpoint.S: Don't assume trigger is hardwired to breakpoint (#158) ...
Andrew Waterman
1
-1
/
+1
2018-09-06
breakpoint.S: Don't assume trigger is hardwired to breakpoint (#158) (#159)
Tommy Thorn
1
-1
/
+1
2018-01-02
Test access exception behavior for illegal addresses (#111)
Andrew Waterman
2
-0
/
+71
2017-11-20
Check mtval in rv64mi-p-illegal (#104)
Andrew Waterman
1
-0
/
+11
2017-11-11
Make sure that code is 4-byte aligned before disabling rvc (#100)
Andrew Waterman
1
-0
/
+1
2017-10-30
Declare trap handlers as global symbols. (#87)
Richard Xia
3
-0
/
+4
2017-04-14
Fix illegal-instruction test when S-mode is not implemented
Andrew Waterman
1
-10
/
+14
2017-04-07
Retrofit rv64mi-p-illegal to test vectored interrupts
Andrew Waterman
1
-7
/
+41
2017-04-07
Remove defunct IPI tests
Andrew Waterman
2
-52
/
+0
2017-04-05
Make ma_addr test work for systems with misaligned ld/st
Andrew Waterman
1
-34
/
+66
2017-03-13
Test mstatus.TW, mstatus.TVM, and mstatus.TSR features
Andrew Waterman
1
-1
/
+105
2017-03-09
Check mbadaddr in ma_addr test
Andrew Waterman
1
-0
/
+4
2016-12-06
avoid non-standard predefined macros
Andrew Waterman
3
-5
/
+5
2016-08-26
Update to new breakpoint & counter spec
Andrew Waterman
1
-26
/
+25
2016-07-29
Add an RVC test
Andrew Waterman
2
-3
/
+7
2016-07-22
Move dirty bit test to rv64si directory
Andrew Waterman
2
-94
/
+0
2016-07-11
Remove instruction width assumptions to support RVC
Andrew Waterman
2
-0
/
+2
2016-07-06
Update to new PTE format
Andrew Waterman
1
-4
/
+4
2016-06-17
Fix breakpoint test when only one breakpoint present
Andrew Waterman
1
-1
/
+8
2016-06-10
Test more than one breakpoint at a time, if present
Andrew Waterman
1
-44
/
+68
2016-06-09
Update breakpoint spec
Andrew Waterman
1
-4
/
+19
2016-06-08
Don't arm breakpoint before setting break address
Andrew Waterman
1
-12
/
+11
2016-06-08
Add HW breakpoint test
Andrew Waterman
2
-0
/
+98
2016-05-02
Remove incorrect M-mode WFI test
Andrew Waterman
2
-9
/
+0
2016-05-02
Stop using tohost/fromhost registers
Andrew Waterman
2
-2
/
+15
2016-04-30
ERET -> xRET; new memory map
Andrew Waterman
6
-1118
/
+17
2016-04-06
Fix expected misa register value for RV32
Andrew Waterman
1
-1
/
+1
2016-03-10
Add missing rv32mi/rv32si tests
Andrew Waterman
2
-3
/
+7
2016-03-03
Some S-mode tests really only belong in M-mode
Andrew Waterman
2
-8
/
+116
2016-03-03
WIP on priv spec v1.9
Andrew Waterman
4
-7
/
+11
2016-01-12
Write 1, not 0, to MIPI
Andrew Waterman
1
-1
/
+1
2015-11-16
Update IPI test to work with new mechanism
Andrew Waterman
1
-17
/
+3
2015-10-19
Avoid REMU in timer test
Andrew Waterman
1
-2
/
+7
2015-07-05
New M-mode timers
Andrew Waterman
1
-4
/
+1094
2015-05-19
Add basic WFI test
Andrew Waterman
2
-0
/
+9
2015-05-09
Update to privileged architecture version 1.7
Andrew Waterman
4
-4
/
+36
2015-04-03
Run RV32 tests on spike with --isa=RV32
Andrew Waterman
1
-1
/
+1
2015-03-27
New virtual memory implementation (Sv39)
Andrew Waterman
1
-4
/
+4
2015-03-25
split out S-mode tests and M-mode tests
Yunsup Lee
10
-0
/
+221