index
:
rocket-tools/riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
debug
/
targets.py
Age
Commit message (
Expand
)
Author
Files
Lines
2018-08-29
Add test case for `riscv expose_custom`.
Tim Newsome
1
-0
/
+4
2017-11-19
Make pylint happy.
Tim Newsome
1
-9
/
+11
2017-11-17
debug: Fix the XLEN command line check
xlen_fix
Megan Wachs
1
-7
/
+8
2017-11-16
Debug: Use the --32 and --64 command line arguments (#97)
Megan Wachs
1
-0
/
+5
2017-11-01
Make pylint 1.6.5 happy.
Tim Newsome
1
-1
/
+1
2017-10-12
Pay attention to server_timeout_sec
Tim Newsome
1
-2
/
+3
2017-09-29
Fix tests to work in multi-gdb mode.
Tim Newsome
1
-0
/
+2
2017-09-19
Allow multiple reset vectors.
Tim Newsome
1
-0
/
+5
2017-09-14
Test debugging code with interrupts.
Tim Newsome
1
-0
/
+3
2017-09-01
Add some infrastructure for multicore tests.
Tim Newsome
1
-29
/
+28
2017-08-28
Make the debug tests aware of multicore.
Tim Newsome
1
-61
/
+83
2017-08-14
Put logfile code back so everything works again.
Tim Newsome
1
-2
/
+2
2017-08-14
debug: Allow OpenOCD startup timeout to be specified. Print out path to log f...
Megan Wachs
1
-1
/
+8
2017-07-20
Add back code to clean up triggers in entry.S
Tim Newsome
1
-0
/
+6
2017-07-03
Add gdb_setup to target for arbitrary gdb commands
Tim Newsome
1
-0
/
+4
2017-06-26
Move target definition into individual files.
Tim Newsome
1
-111
/
+74
2017-06-15
Test 64-bit addressing.
Tim Newsome
1
-7
/
+17
2017-06-05
Make pylint happy.
Tim Newsome
1
-1
/
+2
2017-05-18
debug: Correct the calling for a 32-bit simulation target
Megan Wachs
1
-1
/
+1
2017-05-16
Change Spike's RAM location to match the linker script
Palmer Dabbelt
1
-2
/
+2
2017-05-15
debug: Use consistent 'sim_cmd' argument.
Megan Wachs
1
-1
/
+1
2017-04-18
debug: Don't halt out of reset. It's unrealistic. Use a program which loops (...
Megan Wachs
1
-2
/
+2
2017-04-17
debug: Checkpoint restoring Spike functionality
Megan Wachs
1
-11
/
+11
2017-04-17
Merge remote-tracking branch 'origin/newprogram' into debug-0.13
Megan Wachs
1
-2
/
+2
2017-04-14
debug: working with newprogram branch
Megan Wachs
1
-2
/
+2
2017-02-21
Talk to spike using OpenOCD instead of directly.
Tim Newsome
1
-2
/
+3
2017-02-17
Add HiFive1 target.
Tim Newsome
1
-1
/
+6
2016-12-27
Use compressed code if the target supports it.
Tim Newsome
1
-0
/
+7
2016-12-12
Pass newly updated -march, -mabi options to gcc
Andrew Waterman
1
-2
/
+2
2016-12-07
Use our own XLEN macro.
Tim Newsome
1
-0
/
+1
2016-12-07
We *do* need the FPU to compile 64-bit code.
Tim Newsome
1
-0
/
+1
2016-12-07
Don't compile with FPU support for now.
Tim Newsome
1
-1
/
+5
2016-11-14
Attempt to work around hard-float linking problem
Andrew Waterman
1
-1
/
+1
2016-10-31
Add basic floating point register test.
Tim Newsome
1
-0
/
+1
2016-10-18
Add framework to test OpenOCD directly.
Tim Newsome
1
-0
/
+141