diff options
| author | Megan Wachs <megan@sifive.com> | 2017-05-18 12:14:07 -0700 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2017-05-18 12:14:07 -0700 |
| commit | 5ff7b723976b3736daa0f0ad5df71d40576a674a (patch) | |
| tree | 9a356049eecc480d8910c75f56b1a8db06a8538e /isa/rv64uf/fmin.S | |
| parent | 019192fead976af698d16b090d75be2dc7da053e (diff) | |
| parent | d74b266e4fa780ec0b42663b752deaa58fda91ae (diff) | |
| download | riscv-tests-5ff7b723976b3736daa0f0ad5df71d40576a674a.zip riscv-tests-5ff7b723976b3736daa0f0ad5df71d40576a674a.tar.gz riscv-tests-5ff7b723976b3736daa0f0ad5df71d40576a674a.tar.bz2 | |
Merge pull request #52 from riscv/vcs_sim_cmd
debug: Correct the calling for a 32-bit simulation target
Diffstat (limited to 'isa/rv64uf/fmin.S')
0 files changed, 0 insertions, 0 deletions