aboutsummaryrefslogtreecommitdiff
path: root/debug/targets
diff options
context:
space:
mode:
authorMegan Wachs <megan@sifive.com>2017-04-14 07:56:32 -0700
committerMegan Wachs <megan@sifive.com>2017-04-14 07:56:32 -0700
commit69b1dda5d9b184ff39d4e9c134f66a5bfe5bcef6 (patch)
tree9398eab417872e107e6a1aaf9bfeeef1183036bc /debug/targets
parent2f4a65844606861aa2aec43db9a49997d0e02a5f (diff)
downloadriscv-tests-69b1dda5d9b184ff39d4e9c134f66a5bfe5bcef6.zip
riscv-tests-69b1dda5d9b184ff39d4e9c134f66a5bfe5bcef6.tar.gz
riscv-tests-69b1dda5d9b184ff39d4e9c134f66a5bfe5bcef6.tar.bz2
debug: working with newprogram branch
Diffstat (limited to 'debug/targets')
-rw-r--r--debug/targets/freedom-e300-sim/openocd.cfg3
-rw-r--r--debug/targets/freedom-u500-sim/openocd.cfg4
2 files changed, 4 insertions, 3 deletions
diff --git a/debug/targets/freedom-e300-sim/openocd.cfg b/debug/targets/freedom-e300-sim/openocd.cfg
index 0b80885..f3d9cb4 100644
--- a/debug/targets/freedom-e300-sim/openocd.cfg
+++ b/debug/targets/freedom-e300-sim/openocd.cfg
@@ -7,8 +7,7 @@ set _CHIPNAME riscv
jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x10e31913
set _TARGETNAME $_CHIPNAME.cpu
-target create $_TARGETNAME riscv -chain-position $_TARGETNAME
+target create $_TARGETNAME riscv -chain-position $_TARGETNAME -rtos riscv
init
-
halt
diff --git a/debug/targets/freedom-u500-sim/openocd.cfg b/debug/targets/freedom-u500-sim/openocd.cfg
index 0b80885..9239c83 100644
--- a/debug/targets/freedom-u500-sim/openocd.cfg
+++ b/debug/targets/freedom-u500-sim/openocd.cfg
@@ -2,13 +2,15 @@ adapter_khz 10000
source [find interface/jtag_vpi.cfg]
jtag_vpi_set_port $::env(JTAG_VPI_PORT)
+#jtag_vpi_set_port 44005
set _CHIPNAME riscv
jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x10e31913
set _TARGETNAME $_CHIPNAME.cpu
-target create $_TARGETNAME riscv -chain-position $_TARGETNAME
+target create $_TARGETNAME riscv -chain-position $_TARGETNAME -rtos riscv
init
halt
+echo "OK GO NOW"