aboutsummaryrefslogtreecommitdiff
path: root/debug/targets/SiFive
diff options
context:
space:
mode:
authorTim Newsome <tim@sifive.com>2018-04-02 14:56:45 -0700
committerTim Newsome <tim@sifive.com>2018-04-02 14:56:45 -0700
commit4ab18e0f8e6381f0a16e8b812d4ee202e9465192 (patch)
treeae14069135c153bc05d74252466ae44cee628b5f /debug/targets/SiFive
parent45380af7d42ee3302fc229030694f8ea4506d79f (diff)
downloadriscv-tests-4ab18e0f8e6381f0a16e8b812d4ee202e9465192.zip
riscv-tests-4ab18e0f8e6381f0a16e8b812d4ee202e9465192.tar.gz
riscv-tests-4ab18e0f8e6381f0a16e8b812d4ee202e9465192.tar.bz2
Use `gdb_report_register_access_error enable`
Diffstat (limited to 'debug/targets/SiFive')
-rw-r--r--debug/targets/SiFive/HiFive1.cfg3
1 files changed, 3 insertions, 0 deletions
diff --git a/debug/targets/SiFive/HiFive1.cfg b/debug/targets/SiFive/HiFive1.cfg
index 8f21b47..333c82e 100644
--- a/debug/targets/SiFive/HiFive1.cfg
+++ b/debug/targets/SiFive/HiFive1.cfg
@@ -17,6 +17,9 @@ target create $_TARGETNAME riscv -chain-position $_TARGETNAME
$_TARGETNAME configure -work-area-phys 0x80000000 -work-area-size 8096 -work-area-backup 1
#-rtos riscv
+gdb_report_data_abort enable
+gdb_report_register_access_error enable
+
# Expose an unimplemented CSR so we can test non-existent register access
# behavior.
riscv expose_csrs 2288