aboutsummaryrefslogtreecommitdiff
path: root/debug/targets/RISC-V/spike32-2.py
diff options
context:
space:
mode:
authorTim Newsome <tim@sifive.com>2018-12-31 13:10:29 -0800
committerTim Newsome <tim@sifive.com>2018-12-31 13:10:29 -0800
commita5d280990e7d258b76d2154c83ecae271511426c (patch)
tree24e88349c5fdc807ffaf740a0957bccc5e8312c7 /debug/targets/RISC-V/spike32-2.py
parentd2b8b97afbc7317cc9d67cf360819935df1efef4 (diff)
downloadriscv-tests-a5d280990e7d258b76d2154c83ecae271511426c.zip
riscv-tests-a5d280990e7d258b76d2154c83ecae271511426c.tar.gz
riscv-tests-a5d280990e7d258b76d2154c83ecae271511426c.tar.bz2
Add testing of run-test/idle cases.
Diffstat (limited to 'debug/targets/RISC-V/spike32-2.py')
-rw-r--r--debug/targets/RISC-V/spike32-2.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/debug/targets/RISC-V/spike32-2.py b/debug/targets/RISC-V/spike32-2.py
index 6c90b7c..8872ad3 100644
--- a/debug/targets/RISC-V/spike32-2.py
+++ b/debug/targets/RISC-V/spike32-2.py
@@ -10,4 +10,4 @@ class spike32_2(targets.Target):
implements_custom_test = True
def create(self):
- return testlib.Spike(self, isa="RV32IMAFC", progbufsize=0)
+ return testlib.Spike(self, isa="RV32IMAFC", progbufsize=0, dmi_rti=4)