diff options
| author | Palmer Dabbelt <palmer@dabbelt.com> | 2017-04-26 09:17:15 -0700 |
|---|---|---|
| committer | Palmer Dabbelt <palmer@dabbelt.com> | 2017-04-26 14:22:16 -0700 |
| commit | a56ccdc256e75defdc14e4263bfbff4e2bbebfa6 (patch) | |
| tree | 06799b7033f89803957309880dcd0ca24e59876e | |
| parent | 7f95e1ce843149e5af1525ffb76d88671f73d52e (diff) | |
| download | riscv-tests-a56ccdc256e75defdc14e4263bfbff4e2bbebfa6.zip riscv-tests-a56ccdc256e75defdc14e4263bfbff4e2bbebfa6.tar.gz riscv-tests-a56ccdc256e75defdc14e4263bfbff4e2bbebfa6.tar.bz2 | |
Set FS before reading F registers
| -rwxr-xr-x | debug/gdbserver.py | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/debug/gdbserver.py b/debug/gdbserver.py index 7220f93..029439e 100755 --- a/debug/gdbserver.py +++ b/debug/gdbserver.py @@ -80,6 +80,8 @@ class SimpleRegisterTest(GdbTest): self.gdb.command("p *((int*) 0x%x)=0x13" % self.target.ram) self.gdb.command("p *((int*) 0x%x)=0x13" % (self.target.ram + 4)) self.gdb.command("p *((int*) 0x%x)=0x13" % (self.target.ram + 8)) + self.gdb.command("p *((int*) 0x%x)=0x13" % (self.target.ram + 12)) + self.gdb.command("p *((int*) 0x%x)=0x13" % (self.target.ram + 16)) self.gdb.p("$pc=0x%x" % self.target.ram) class SimpleS0Test(SimpleRegisterTest): @@ -100,6 +102,8 @@ class SimpleT1Test(SimpleRegisterTest): class SimpleF18Test(SimpleRegisterTest): def check_reg(self, name): + self.gdb.p_raw("$mstatus=$mstatus | 0x00006000") + self.gdb.stepi() a = random.random() b = random.random() self.gdb.p_raw("$%s=%f" % (name, a)) |