diff options
| author | Tim Newsome <tim@sifive.com> | 2018-11-16 12:06:49 -0800 |
|---|---|---|
| committer | Tim Newsome <tim@sifive.com> | 2018-11-16 12:06:49 -0800 |
| commit | 7cc76ea83b4f827596158c8ba0763e93da65de8f (patch) | |
| tree | a0f19c8b30a762d3f4114f91d4c8be769b042480 | |
| parent | 980711c00ec47abf98a746b3b78368fe3595a283 (diff) | |
| download | riscv-tests-7cc76ea83b4f827596158c8ba0763e93da65de8f.zip riscv-tests-7cc76ea83b4f827596158c8ba0763e93da65de8f.tar.gz riscv-tests-7cc76ea83b4f827596158c8ba0763e93da65de8f.tar.bz2 | |
Make pylint happy.
| -rwxr-xr-x | debug/gdbserver.py | 9 |
1 files changed, 6 insertions, 3 deletions
diff --git a/debug/gdbserver.py b/debug/gdbserver.py index df7bb1c..a5f92b2 100755 --- a/debug/gdbserver.py +++ b/debug/gdbserver.py @@ -258,8 +258,10 @@ class MemTestBlockReadInvalid(GdbTest): self.hart.ram + 8, self.real_values) - self.gdb.p("*((int*)0x%x) = 0xdeadbeef" % (self.hart.ram + self.hart.ram_size - 8)) - self.gdb.p("*((int*)0x%x) = 0x12345678" % (self.hart.ram + self.hart.ram_size - 4)) + self.gdb.p("*((int*)0x%x) = 0xdeadbeef" % (self.hart.ram + + self.hart.ram_size - 8)) + self.gdb.p("*((int*)0x%x) = 0x12345678" % (self.hart.ram + + self.hart.ram_size - 4)) # read before end of memory self.memory_test(self.hart.ram + self.hart.ram_size - 8, @@ -278,7 +280,8 @@ class MemTestBlockReadInvalid(GdbTest): def memory_test(self, start_addr, end_addr, expected_values): dump = tempfile.NamedTemporaryFile(suffix=".simdata") - self.gdb.command("dump verilog memory %s 0x%x 0x%x" % (dump.name, start_addr, end_addr)) + self.gdb.command("dump verilog memory %s 0x%x 0x%x" % (dump.name, + start_addr, end_addr)) self.gdb.command("shell cat %s" % dump.name) line = dump.readline() line = dump.readline() |