blob: 4326d8f9b1257ce81a162f89205d1abc4ed8df47 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
|
// vsmul
VRM xrm = P.VU.get_vround_mode();
int64_t int_max = (uint64_t(1) << (P.VU.vsew - 1)) - 1;
int64_t int_min = - (1 << (P.VU.vsew - 1));
int64_t sign_mask = uint64_t(1) << (P.VU.vsew - 1);
VI_VX_LOOP
({
int64_t rs1_sign;
int64_t vs2_sign;
int64_t result_sign;
rs1_sign = rs1 & sign_mask;
vs2_sign = vs2 & sign_mask;
bool overflow = rs1 == vs2 && rs1 == int_min;
int128_t result = (int128_t)rs1 * (int128_t)vs2;
result_sign = (rs1_sign ^ vs2_sign) & sign_mask;
// rounding
INT_ROUNDING(result, xrm, sew - 1);
// remove guard bits
result = result >> (sew - 1);
// max saturation
if (overflow) {
result = int_max;
P.VU.vxsat = 1;
}
vd = result;
})
|
