1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
|
// See LICENSE for license details.
#ifndef _RISCV_CACHE_SIM_H
#define _RISCV_CACHE_SIM_H
#include "memtracer.h"
#include <cstring>
#include <string>
#include <map>
#include <cstdint>
class lfsr_t
{
public:
lfsr_t() : reg(1) {}
lfsr_t(const lfsr_t& lfsr) : reg(lfsr.reg) {}
uint32_t next() { return reg = (reg>>1)^(-(reg&1) & 0xd0000001); }
private:
uint32_t reg;
};
class cache_sim_t
{
public:
cache_sim_t(size_t sets, size_t ways, size_t linesz, const char* name);
cache_sim_t(const cache_sim_t& rhs);
virtual ~cache_sim_t();
void access(uint64_t addr, size_t bytes, bool store);
void print_stats();
void set_miss_handler(cache_sim_t* mh) { miss_handler = mh; }
void set_log(bool _log) { log = _log; }
static cache_sim_t* construct(const char* config, const char* name);
protected:
static const uint64_t VALID = 1ULL << 63;
static const uint64_t DIRTY = 1ULL << 62;
virtual uint64_t* check_tag(uint64_t addr);
virtual uint64_t victimize(uint64_t addr);
lfsr_t lfsr;
cache_sim_t* miss_handler;
size_t sets;
size_t ways;
size_t linesz;
size_t idx_shift;
uint64_t* tags;
uint64_t read_accesses;
uint64_t read_misses;
uint64_t bytes_read;
uint64_t write_accesses;
uint64_t write_misses;
uint64_t bytes_written;
uint64_t writebacks;
std::string name;
bool log;
void init();
};
class fa_cache_sim_t : public cache_sim_t
{
public:
fa_cache_sim_t(size_t ways, size_t linesz, const char* name);
uint64_t* check_tag(uint64_t addr);
uint64_t victimize(uint64_t addr);
private:
static bool cmp(uint64_t a, uint64_t b);
std::map<uint64_t, uint64_t> tags;
};
class cache_memtracer_t : public memtracer_t
{
public:
cache_memtracer_t(const char* config, const char* name)
{
cache = cache_sim_t::construct(config, name);
}
~cache_memtracer_t()
{
delete cache;
}
void set_miss_handler(cache_sim_t* mh)
{
cache->set_miss_handler(mh);
}
void set_log(bool log)
{
cache->set_log(log);
}
protected:
cache_sim_t* cache;
};
class icache_sim_t : public cache_memtracer_t
{
public:
icache_sim_t(const char* config) : cache_memtracer_t(config, "I$") {}
bool interested_in_range(uint64_t begin, uint64_t end, access_type type)
{
return type == FETCH;
}
void trace(uint64_t addr, size_t bytes, access_type type)
{
if (type == FETCH) cache->access(addr, bytes, false);
}
};
class dcache_sim_t : public cache_memtracer_t
{
public:
dcache_sim_t(const char* config) : cache_memtracer_t(config, "D$") {}
bool interested_in_range(uint64_t begin, uint64_t end, access_type type)
{
return type == LOAD || type == STORE;
}
void trace(uint64_t addr, size_t bytes, access_type type)
{
if (type == LOAD || type == STORE) cache->access(addr, bytes, type == STORE);
}
};
#endif
|
