require_vector_vs;
require_extension(EXT_ZPN);
sreg_t rs1 = sext32(RS1);
sreg_t sa = insn.p_imm5();
sreg_t res = rs1 << sa;

P_SAT(res, 32);
WRITE_RD(sext32(res));