aboutsummaryrefslogtreecommitdiff
path: root/riscv
AgeCommit message (Expand)AuthorFilesLines
2019-09-27Fixed match trigger MATCH_NAPOT case. (#335)fborisovskii1-1/+1
2019-09-18Extends the commit log feature with memory writes. (#324)dave-estes-syzexion3-6/+37
2019-09-18Adds --log-commits commandline option. (#323)dave-estes-syzexion5-2/+31
2019-08-28Merge pull request #315 from vexingcodes/mmio-pluginAndrew Waterman6-4/+158
2019-08-23Remove statement with no effectAndrew Waterman1-1/+0
2019-07-22Implement MMIO device plugins.Aaron Jones6-4/+158
2019-07-19Set vtype.vill correctly; also reset it to trueAndrew Waterman1-3/+8
2019-07-19Check presence of V extension when accessing vector CSRsAndrew Waterman1-0/+15
2019-07-19Check vtype.vill for all vector instructions except vsetvl[i]Andrew Waterman24-20/+37
2019-07-19VL and VTYPE aren't writable CSRsAndrew Waterman1-12/+0
2019-07-19Check for F extension in vfmv instructionsAndrew Waterman2-0/+2
2019-07-19Avoid relying on sizeof longAndrew Waterman3-5/+5
2019-07-19vext.x.v -> vmv.x.s; unary operation encoding changesAndrew Waterman4-44/+39
2019-07-16Writing non-existent CSRs, access FPRs with mstatus.FS=0 (#311)Tim Newsome5-7/+47
2019-07-12Merge pull request #309 from riscv/dretAndrew Waterman5-12/+15
2019-07-12Remove old header from makefileAndrew Waterman1-1/+0
2019-07-12DRET should not be legal in M-modeAndrew Waterman1-1/+1
2019-07-12Add debug_mode state bit, rather than overloading dcsr.causeAndrew Waterman5-11/+14
2019-07-11Fix support for 32-bit hosts (but no V extension in that case!)Andrew Waterman3-2/+9
2019-07-11Fix some 32-bit safety issuesAndrew Waterman2-3/+3
2019-07-11Support S-mode vectored interruptsAndrew Waterman1-2/+3
2019-07-05vmfirst/vmpopc have been renamed to vfirst/vpopcAndrew Waterman4-34/+45
2019-07-05Avoid static initializers for variable-length arraysAndrew Waterman1-2/+2
2019-07-05Fix clang uninitialized variable warningAndrew Waterman1-1/+1
2019-06-18rvv: add simple instruction parsing toolChih-Min Chao1-1/+9
2019-06-18rvv: add floating-point instructionsChih-Min Chao83-1/+869
2019-06-18rvv: add load/store instructionsChih-Min Chao46-0/+569
2019-06-18rvv: add integer/fixed-point/mask/reduction/permutation instructionsChih-Min Chao217-0/+3473
2019-06-18rvv: add control instructions and system register accessChih-Min Chao5-0/+42
2019-06-18rvv: add saturation helper functionChih-Min Chao3-44/+112
2019-06-18rvv: extend interactive debugChih-Min Chao3-1/+51
2019-06-14rvv: add varch option parser and initialize vector unitChih-Min Chao4-11/+76
2019-06-14rvv: add vector unit structureChih-Min Chao2-0/+144
2019-06-14rvv: add configuration and command-line optionChih-Min Chao1-0/+7
2019-06-14rvv: disasm: add v-spec 0.7.1 supportChih-Min Chao3-3/+39
2019-06-14disams: make instruction name dynamicChih-Min Chao1-1/+2
2019-06-14rvv: add the v-spec-0.7.1 encodingChih-Min Chao1-11/+1218
2019-06-09rvv: re-arrange instruction list by different extensionChih-Min Chao1-129/+155
2019-05-14Clean up debug module options. (#299)Tim Newsome4-60/+49
2019-04-04Add --debug-no-abstract-csr (#267)Tim Newsome4-11/+12
2019-04-02Implement debug hasel support (#287)Tim Newsome6-72/+138
2019-03-31Add fesvr; only globally install fesvr headers/libsstatic-linkAndrew Waterman1-11/+0
2019-03-30RV32Q is not invalidAndrew Waterman1-3/+0
2019-03-27Respect interrupt priorities even when not delegatedAndrew Waterman1-9/+13
2019-03-12include sys/types.h for suseconds_t (#285)nmeum1-0/+1
2019-03-04Implement halt groups (#280)Tim Newsome3-176/+649
2019-02-28Further fix PMP checks for partially-matching accesses (#270)Andrew Waterman1-3/+4
2019-02-04Fix use of old name `riscv-isa-run` (#269)Luís Marques1-1/+1
2019-02-04fixing compilation errors on openbsdDinesh Thirumurthy1-0/+7
2019-01-28Fix PMP checks for partially-matching accesses (#270)Andrew Waterman2-8/+21
generated by cgit v1.1 at 2024-08-06 13:58:38 +0000