index
:
rocket-tools/riscv-gnu-toolchain/spike.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
Age
Commit message (
Expand
)
Author
Files
Lines
2019-07-12
Add debug_mode state bit, rather than overloading dcsr.cause
Andrew Waterman
5
-11
/
+14
2019-07-11
Fix support for 32-bit hosts (but no V extension in that case!)
Andrew Waterman
3
-2
/
+9
2019-07-11
Fix some 32-bit safety issues
Andrew Waterman
2
-3
/
+3
2019-07-11
Support S-mode vectored interrupts
Andrew Waterman
1
-2
/
+3
2019-07-05
vmfirst/vmpopc have been renamed to vfirst/vpopc
Andrew Waterman
4
-34
/
+45
2019-07-05
Avoid static initializers for variable-length arrays
Andrew Waterman
1
-2
/
+2
2019-07-05
Fix clang uninitialized variable warning
Andrew Waterman
1
-1
/
+1
2019-06-18
rvv: add simple instruction parsing tool
Chih-Min Chao
1
-1
/
+9
2019-06-18
rvv: add floating-point instructions
Chih-Min Chao
83
-1
/
+869
2019-06-18
rvv: add load/store instructions
Chih-Min Chao
46
-0
/
+569
2019-06-18
rvv: add integer/fixed-point/mask/reduction/permutation instructions
Chih-Min Chao
217
-0
/
+3473
2019-06-18
rvv: add control instructions and system register access
Chih-Min Chao
5
-0
/
+42
2019-06-18
rvv: add saturation helper function
Chih-Min Chao
3
-44
/
+112
2019-06-18
rvv: extend interactive debug
Chih-Min Chao
3
-1
/
+51
2019-06-14
rvv: add varch option parser and initialize vector unit
Chih-Min Chao
4
-11
/
+76
2019-06-14
rvv: add vector unit structure
Chih-Min Chao
2
-0
/
+144
2019-06-14
rvv: add configuration and command-line option
Chih-Min Chao
1
-0
/
+7
2019-06-14
rvv: disasm: add v-spec 0.7.1 support
Chih-Min Chao
3
-3
/
+39
2019-06-14
disams: make instruction name dynamic
Chih-Min Chao
1
-1
/
+2
2019-06-14
rvv: add the v-spec-0.7.1 encoding
Chih-Min Chao
1
-11
/
+1218
2019-06-09
rvv: re-arrange instruction list by different extension
Chih-Min Chao
1
-129
/
+155
2019-05-14
Clean up debug module options. (#299)
Tim Newsome
4
-60
/
+49
2019-04-04
Add --debug-no-abstract-csr (#267)
Tim Newsome
4
-11
/
+12
2019-04-02
Implement debug hasel support (#287)
Tim Newsome
6
-72
/
+138
2019-03-31
Add fesvr; only globally install fesvr headers/libs
static-link
Andrew Waterman
1
-11
/
+0
2019-03-30
RV32Q is not invalid
Andrew Waterman
1
-3
/
+0
2019-03-27
Respect interrupt priorities even when not delegated
Andrew Waterman
1
-9
/
+13
2019-03-12
include sys/types.h for suseconds_t (#285)
nmeum
1
-0
/
+1
2019-03-04
Implement halt groups (#280)
Tim Newsome
3
-176
/
+649
2019-02-28
Further fix PMP checks for partially-matching accesses (#270)
Andrew Waterman
1
-3
/
+4
2019-02-04
Fix use of old name `riscv-isa-run` (#269)
Luís Marques
1
-1
/
+1
2019-02-04
fixing compilation errors on openbsd
Dinesh Thirumurthy
1
-0
/
+7
2019-01-28
Fix PMP checks for partially-matching accesses (#270)
Andrew Waterman
2
-8
/
+21
2019-01-09
Merge pull request #265 from riscv/debug_test
Tim Newsome
6
-36
/
+84
2018-12-21
Reserve the PMP R=0 W=1 combination
Andrew Waterman
1
-2
/
+5
2018-12-19
Flush I/O buffers before forking
Andrew Waterman
1
-0
/
+1
2018-12-13
Add --dmi-rti and --abstract-rti to test OpenOCD.
Tim Newsome
6
-36
/
+84
2018-12-03
Correct address autoincrement calls. (#263)
Tim Newsome
1
-2
/
+5
2018-11-06
Report misaligned-address exception on failed store-conditionals
Andrew Waterman
2
-14
/
+8
2018-10-18
Provide a noisy until interactive command
Hesham Almatary
2
-6
/
+20
2018-10-04
Set marchid to assigned value 5
Andrew Waterman
1
-1
/
+1
2018-09-27
Add comment about CSR read side effects
Andrew Waterman
1
-0
/
+3
2018-09-25
For backwards compatibility, reset PMP to permit all accesses
Andrew Waterman
1
-0
/
+3
2018-09-25
Add PMP support
Andrew Waterman
4
-24
/
+147
2018-09-24
Add "--log-cache-miss" option to generate a log of cache miss. (#241)
takeoverjp
2
-2
/
+14
2018-09-05
Fix cut-and-paste bug in 64-bit SBA loads.
Tim Newsome
1
-1
/
+1
2018-08-23
Add dummy custom debug registers, to test OpenOCD. (#233)
Tim Newsome
2
-0
/
+18
2018-08-23
Fix several disassembler bugs
Andrew Waterman
1
-0
/
+1
2018-08-23
Add --disable-dtb option to suppress writing the DTB to memory
Andrew Waterman
2
-2
/
+7
2018-08-22
Make IRQ_COP read-only/undelegable unless coprocessor is present
Andrew Waterman
1
-1
/
+2
[prev]
[next]