aboutsummaryrefslogtreecommitdiff
path: root/riscv
AgeCommit message (Expand)AuthorFilesLines
2012-02-19fixed a bug in remu[w]Andrew Waterman2-2/+2
2012-02-17implement lighter-weight htif packet headerAndrew Waterman2-29/+29
2012-02-15reimplement div[u][w]/rem[u][w]Andrew Waterman8-27/+39
2012-02-13fix sltu disassemblyAndrew Waterman1-1/+1
2012-02-08initialize tohost and fromhostYunsup Lee1-0/+2
2012-01-31remove debug printfAndrew Waterman1-1/+0
2012-01-31poll HTIF occasionallyAndrew Waterman4-4/+25
2012-01-30don't set badvaddr for instruction access faultsAndrew Waterman1-3/+4
2012-01-30fix divide by zero bugsYunsup Lee4-4/+4
2012-01-24check that virtual addresses are sign-extendedAndrew Waterman2-1/+7
2012-01-22disentangle decode.h from other headersAndrew Waterman3-16/+16
2012-01-22work around gcc 4.4 bugAndrew Waterman1-2/+2
2012-01-11fix compilation for gcc 4.6.1Andrew Waterman2-0/+17
2011-12-10fix utidx assign bug, make ut code execute fasterYunsup Lee2-2/+3
2011-12-10fix the fpr abi namesYunsup Lee1-2/+2
2011-11-11Remove dependence on binutilsYour Name5-39/+595
2011-11-11Use new compiler toolchain's disassemblerAndrew Waterman2-4/+6
2011-11-11Changed MFTX to use rs1 for its sourceAndrew Waterman3-4/+4
2011-11-11Changed supervisor modeAndrew Waterman7-58/+51
2011-11-01Fixed tight coupling of host and target page sizeAndrew Waterman2-2/+2
2011-10-27changed page size to 8KBAndrew Waterman1-4/+3
2011-10-18Merge branch 'master' of github.com:ucb-bar/riscv-isa-simYunsup Lee1-0/+1
2011-10-18fix vfYunsup Lee1-0/+1
2011-10-18yunsup made this fix..ask himYunsup Lee3-0/+7
2011-07-13added #include <stdlib.h> to get rid of errors building with gcc-4.4 on ubuntuRimas Avizienis2-0/+2
2011-07-08bugfix to riscv.acRimas Avizienis1-2/+2
2011-07-08fixes to make disassembly work under macos (with macports binutils installed)Rimas Avizienis1-1/+6
2011-06-27Builds and runs on Mac OS 10.6.7Andrew Waterman1-2/+6
2011-06-19temporary undoing of renamingAndrew Waterman294-0/+3310
2011-06-12[sim] renamed to riscv-isa-runAndrew Waterman294-3385/+0
2011-06-12[xcc] minor performance tweaksAndrew Waterman5-19/+35
2011-06-11[xcc] fixed simulator build timeAndrew Waterman6-77/+354
2011-06-11[xcc] tlb now stores host addressesAndrew Waterman2-19/+19
2011-06-11[xcc] cleaned up mmu codeAndrew Waterman9-137/+185
2011-06-11[xcc] fix configure scriptsAndrew Waterman1-3/+3
2011-06-11[xcc] instructions now set PC explicitlyAndrew Waterman15-18/+32
2011-06-10[sim, opcodes] made sim more decoupled from opcodesAndrew Waterman21-12322/+377
2011-06-05[sim] fix writeback after ipi clearingAndrew Waterman1-0/+1
2011-06-04[sim] add ability to clear IPIsAndrew Waterman1-0/+3
2011-05-31[sim] fault on failed addr translationsAndrew Waterman1-1/+21
2011-05-31[sim] minor sim cleanupAndrew Waterman2-18/+8
2011-05-29[sim,opcodes] improved sim build and run performanceAndrew Waterman21-2176/+12421
2011-05-28[fesvr,xcc,sim] fixed multicore sim for akarosAndrew Waterman10-57/+127
2011-05-23[sim,xcc] add rdcycle/rdtime/rdinstretAndrew Waterman5-6/+6
2011-05-19[sim] more fp<->int fixesAndrew Waterman4-4/+4
2011-05-19[sim] more fp conversion bugs fixedAndrew Waterman2-2/+2
2011-05-19[sim] change default hwvlYunsup Lee1-3/+3
2011-05-19[sim] vlen calc reflects the hardwareYunsup Lee2-14/+11
2011-05-18[sim] fixed fcvt rounding bugsAndrew Waterman8-8/+8
2011-05-18[opcodes,pk,sim] add more vector traps (for #banks, illegal instructions)Yunsup Lee6-51/+69
generated by cgit v1.1 at 2024-07-11 10:25:16 +0000