index
:
rocket-tools/riscv-gnu-toolchain/spike.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
Age
Commit message (
Expand
)
Author
Files
Lines
2021-03-10
Fix and refactor RV32-only and RV64-only instruction handling
Andrew Waterman
2
-16
/
+14
2021-03-10
Stylistic changes
Andrew Waterman
2
-11
/
+10
2021-03-08
Merge pull request #649 from ben-marshall/scalar-crypto-fix
Andrew Waterman
22
-262
/
+288
2021-03-07
Forbid `csrw vsstatus` from modifying the UXL field (#671)
Scott Johnson
1
-0
/
+1
2021-03-05
Fix vsstatus.FS misbehavior (#661)
Scott Johnson
2
-35
/
+10
2021-03-05
Fix bug where hstatus.SPVP was being changed when it should not be (#667)
Scott Johnson
1
-1
/
+2
2021-03-05
Don't make MPRV load/store virtual if MPV=1, MPP=3 (#666)
jameshippisley
1
-1
/
+1
2021-03-05
Fix hedeleg to match Privileged Spec requirements (#669)
Scott Johnson
1
-0
/
+2
2021-03-04
Fix bug where CSRW to vsstatus would not set SD correctly (#665)
Scott Johnson
1
-1
/
+1
2021-03-02
Hard-wire VSXL field in RV64 hstatus (#664)
Scott Johnson
1
-0
/
+2
2021-03-02
Fix AMO guest page fault as store guest fault (#663)
francis4096
1
-0
/
+3
2021-03-01
Correct RV64 vsstatus.UXL field (#659)
Scott Johnson
1
-0
/
+1
2021-02-24
rvv: add vsetivli
Chih-Min Chao
4
-1
/
+8
2021-02-24
rvv: totally remove ediv
Chih-Min Chao
2
-4
/
+1
2021-02-24
rvv: add vse1/vle1
Chih-Min Chao
21
-28
/
+40
2021-02-23
rvv: rename sqrt/reciprocal instructions
Chih-Min Chao
4
-9
/
+9
2021-02-18
scalar-crypto: Fix decoding of RV64 AES instructions.
Ben Marshall
16
-238
/
+264
2021-02-18
scalar-crypto: Fix RV32 sha512 instructions.
Ben Marshall
6
-24
/
+24
2021-02-17
Fix require_vector_vs() for H-extension
Anup Patel
1
-1
/
+1
2021-02-17
Fix Guest/VM and Host extension status sync-up
Anup Patel
1
-9
/
+16
2021-02-16
fix require fp since spec said <When V=1, both vsstatus.FS and the HS… (#646)
francis4096
1
-1
/
+1
2021-02-14
Support multiple extensions at the same time
Zitao Fang
3
-14
/
+64
2021-02-09
Fix commit log for WFI instructions
Andrew Waterman
1
-0
/
+3
2021-02-08
Zsn has been renamed Svnapot (#641)
Daniel Lustig
2
-2
/
+2
2021-02-04
Refactor headers
Andrew Waterman
6
-11
/
+22
2021-02-04
Fix compile errors
Andrew Waterman
2
-5
/
+5
2021-02-04
Fix --kernel and --initrd options w.r.t. sparse mem_t implementation
Andrew Waterman
3
-27
/
+53
2021-02-03
fix logging for fcsr (#639)
Neel Gala
1
-0
/
+1
2021-01-27
Increment minstret when WFI completes (#636)
Scott Johnson
1
-1
/
+1
2021-01-22
scalar-crypto: Initial spike support for v0.8.1 (#635)
Ben Marshall
33
-1
/
+983
2021-01-20
add support to page on demand (#634)
Chih-Min Chao
4
-6
/
+28
2021-01-17
rvb: add xperm.[nbhw] (#629)
Chih-Min Chao
7
-1
/
+44
2021-01-08
Update Zba/Zbb/Zbc to v0.93; Zbs/Zbe to v0.94-draft
Andrew Waterman
32
-451
/
+382
2020-12-29
Add log2 helper function
Andrew Waterman
1
-0
/
+8
2020-12-28
Install fesvr/byteorder.h to fix #622
Andrew Waterman
1
-94
/
+0
2020-12-22
rvv: make fractional lmul checking simpler and stricter (#620)
Chih-Min Chao
2
-3
/
+1
2020-12-18
If misaligned accesses are enabled, throw access fault on misaligned LR/SC
Andrew Waterman
1
-2
/
+20
2020-12-18
Fix processor_t:take_interrupt() for HS-mode interrupts
Anup Patel
1
-1
/
+1
2020-12-18
Check and use proc variable in MMU emulation
Anup Patel
2
-5
/
+5
2020-12-14
rvv: fix the v[z|s]ext about elmul checking.
Dave.Wen
1
-1
/
+1
2020-12-14
disasm: show fench's predecessor and successor
Chih-Min Chao
1
-0
/
+1
2020-12-14
dts: mmu: replace 'riscv,bare' by 'riscv,sbare'
Chih-Min Chao
2
-3
/
+3
2020-12-13
Preserve abstract s0 write if progbuf excepts. (#615)
Tim Newsome
1
-0
/
+11
2020-12-07
Oops...napot_bits should use ctz, not clz (#614)
Daniel Lustig
1
-2
/
+2
2020-12-04
rvv: check the vz/sext's eew
Dave.Wen
1
-0
/
+1
2020-12-04
rvv: update the fractional lmul checking rule to rvv1.0-draft
Dave.Wen
2
-1
/
+2
2020-12-02
rvv: index load/store have benn separated into ordered and unordered parts (#...
Chih-Min Chao
18
-84
/
+121
2020-12-01
Remove stray comma in configure
Andrew Waterman
1
-1
/
+1
2020-12-01
Fix Issue #609 (#610)
Will Hawkins
1
-5
/
+1
2020-11-29
Fix #607: Add a core parameter to the interactive str command (#608)
Will Hawkins
2
-5
/
+18
[next]