aboutsummaryrefslogtreecommitdiff
path: root/riscv
AgeCommit message (Expand)AuthorFilesLines
2022-03-15Move sstatus_proxy_csr_t defn below that of mstatus_csr_tAndrew Waterman1-11/+11
2022-03-15Fix perf regression from CSR refactoring (#949)Andrew Waterman2-12/+13
2022-03-12Construct an isa_parser_t and pass it to processor_t constructorRupert Swarbrick8-28/+42
2022-03-11Incorporate supported privilege levels into isa_parser_t (#940)Rupert Swarbrick2-29/+26
2022-03-07Update debug_defines.h (#942)Tim Newsome2-1383/+2084
2022-03-03Change some methods to take a const isa_parser_t (#939)Rupert Swarbrick2-4/+4
2022-03-02Merge pull request #937 from plctlab/plct-segfault-fixAndrew Waterman3-12/+15
2022-03-02fill rv32e and rv64e function for instructions of rocc and customextWeiwei Li1-4/+4
2022-02-27perform hstatus probe/update for sret only when H extension enabled. (#934)Neel Gala1-5/+6
2022-02-26add missed extensions specified by '--extension' to custom_extensionsWeiwei Li2-8/+11
2022-02-23pmp: dts: handle the absence of mmu and pmp in dtsChih-Min Chao1-1/+13
2022-02-23csr: hyper: fix mstatus.mpp after mretChih-Min Chao1-1/+1
2022-02-23csr: mstatus.sxl and mstatus.uxl are zero in rv32Chih-Min Chao1-2/+3
2022-02-23perf: refine csr accessibility checkingChih-Min Chao3-11/+29
2022-02-23rvv: add missing elen checking for some ldst (#927)Chih-Min Chao1-0/+2
2022-02-21Avoid an unnecessary strcpy (#925)Rupert Swarbrick3-6/+9
2022-02-19Make comment more germaneAndrew Waterman1-5/+1
2022-02-18Split out MINSTRET and MCYCLERupert Swarbrick4-9/+18
2022-02-18Rename minstret CSR classes to something more generalRupert Swarbrick4-24/+24
2022-02-18Don't instantiate a CLINT if there is none in the device config (#921)Rupert Swarbrick1-6/+11
2022-02-18Add simple error checking to DTB parsing codeRupert Swarbrick1-0/+13
2022-02-18Remove duplicate DTB load stepRupert Swarbrick1-17/+0
2022-02-18Remove disasm.cc/disasm.h from riscv subproject (#919)Rupert Swarbrick1-2/+0
2022-02-17Split Xbitmanip into its proposed component extensions (#918)Rupert Swarbrick61-61/+101
2022-02-16Merge branch 'plct-cmo-upstream' of https://github.com/plctlab/plct-spike int...Andrew Waterman13-18/+146
2022-02-04Improve fallback disassembly for disabled ISA stringsAndrew Waterman1-0/+2
2022-02-04Don't require __int128 support in isa_parser_tAndrew Waterman1-5/+8
2022-01-30add instructions function for cmoliweiwei8-14/+79
2022-01-29add clean_invalidate function for cachesliweiwei3-4/+40
2022-01-29add isa string, csr support for cmo extensionsliweiwei2-0/+21
2022-01-29add blocksz parameter to specify the cache block size for CBO operationsliweiwei1-0/+6
2022-01-27add disas support for zfinx, zdinx and zhinx{min}Weiwei Li1-0/+4
2022-01-27Bind disas for instructions with the isa supportWeiwei Li2-2/+3
2022-01-26Use unified ISA-string processing in spike-dasm and spikeWeiwei Li2-23/+34
2022-01-25Add more assertion for fcvt (#910)Yueh-Ting (eop) Chen1-0/+2
2022-01-22fix redefinition of CSR_MCONTEXT and CSR_SCONTEXTWeiwei Li1-2/+0
2022-01-19Fix HINVAL.VVMA and HINVAL.GVMA opcodesAndrew Waterman1-27/+204
2022-01-10Merge pull request #899 from riscv-software-src/rv32eAndrew Waterman4-37/+95
2022-01-09Changes to be cleaner wrt. -WextraAndrew Waterman5-11/+10
2022-01-06Support RV32E/RV64E base ISAsAndrew Waterman4-20/+54
2022-01-06Parse RV32E/RV64E base ISA strings; improve error messagesAndrew Waterman1-15/+30
2022-01-06DRY in illegal-instruction descriptorsAndrew Waterman2-4/+11
2022-01-06DRY in selecting instruction functionsAndrew Waterman2-3/+5
2022-01-06Don't say "master" (#898)Tim Newsome2-15/+15
2021-12-27Update instruction vmandnot.mm, vmornot.mm -> vmandn.mm, vmorn.mm (#896)Yueh-Ting (eop) Chen6-12/+12
2021-12-27Fix check for fcvt (#897)Yueh-Ting (eop) Chen1-9/+18
2021-12-23Fix check for fcvt (#894)Yueh-Ting (eop) Chen1-2/+2
2021-12-21Add missing check for floating-point merge instructions (#893)Yueh-Ting (eop) Chen1-4/+6
2021-12-17Merge pull request #881 from eopXD/simplify-float-convertAndrew Waterman23-437/+322
2021-12-16TSR is read-only 0 when S-mode is not supported. (#890)sven1-1/+2
generated by cgit v1.1 at 2024-09-12 05:14:07 +0000