aboutsummaryrefslogtreecommitdiff
path: root/riscv
AgeCommit message (Expand)AuthorFilesLines
2020-05-09Support consuming PMP number and granularity from DTBAndrew Waterman3-0/+37
2020-05-09Rename n_pmp constant to max_pmpAndrew Waterman3-12/+12
2020-05-06Add missing stdexcept importsSchuyler Eldridge1-0/+1
2020-05-04parser: fp16: require F extensionChih-Min Chao1-0/+3
2020-05-04rvv: fp16: support element movement instructionsChih-Min Chao6-15/+67
2020-05-04rvv: fp16: support vfwxxx.[wv][vf] instructionsChih-Min Chao19-19/+96
2020-05-04rvv: fp16: support conversion instrucitonsChih-Min Chao22-126/+151
2020-05-04rvv: fp16: support reduction instructionsChih-Min Chao7-15/+56
2020-05-04rvv: fp16: support comparison instructionsChih-Min Chao11-2/+39
2020-05-04rvv: fp16: support .vf instructionsChih-Min Chao25-5/+89
2020-05-04rvv: fp16: support .vv instructionsChih-Min Chao22-3/+74
2020-05-04rvv: remove unused WIDE_END loop macroChih-Min Chao8-16/+11
2020-05-04fp16: add helper macroChih-Min Chao1-0/+8
2020-04-29rvv: commitlog: report status when memory trap occurs in vector load/storeChih-Min Chao1-6/+25
2020-04-28Merge pull request #456 from chihminchao/rvv-fix-2020-04-28Andrew Waterman3-6/+9
2020-04-28rvv: commitlog: fix vmsgtu.vi and vmsleu.vi dst informationChih-Min Chao3-6/+9
2020-04-28Fix vnclip.wi bugAndrew Waterman1-1/+1
2020-04-27fdt: add pmp granularity functionChih-Min Chao2-3/+25
2020-04-27fdt: add pmp parsing helperChih-Min Chao2-1/+17
2020-04-27fdt: restructure dtb create and config flowChih-Min Chao2-17/+50
2020-04-27fdt: option: add --dtb option to specify dtb binary fileChih-Min Chao2-2/+22
2020-04-27fdt: add clint base address parsing helperChih-Min Chao2-0/+65
2020-04-26fdt: import fdt library from OpenSBIChih-Min Chao1-0/+1
2020-04-24parser: exhance --isa to support extended extensionChih-Min Chao2-26/+77
2020-04-24rvv: commitlog: fix dst information for int comparisonChih-Min Chao1-20/+40
2020-04-24rvv: leave only SEW-bit segment storeChih-Min Chao17-156/+58
2020-04-24rvv: leave only SEW-bit segment loadChih-Min Chao29-71/+74
2020-04-24rvv: add vfslide1[down|up].vf and refine checking ruleChih-Min Chao11-35/+87
2020-04-20rvv: add float conversion for rtz variantsChih-Min Chao8-0/+80
2020-04-20rvv: fix vcsr related status changeChih-Min Chao1-4/+14
2020-04-20Move vxrm/vxsat from fcsr to vcsrAndrew Waterman3-16/+16
2020-04-09rvv: minor optimization for index load loopChih-Min Chao1-1/+1
2020-04-09rvv: vslide[1]up now allows mask overlap when LMUL=1Chih-Min Chao3-3/+3
2020-04-09rvv: fix index segment load overlapping checkChih-Min Chao1-5/+7
2020-04-09op: update CSRChih-Min Chao3-12/+38
2020-04-09rvv: missing vector enabling check for mask operationChih-Min Chao1-0/+1
2020-04-02option: flag x extension without loading shared lib (#439)Chih-Min Chao1-1/+5
2020-04-02Deny hart access to debug CSRs when not in D-modeAndrew Waterman1-0/+8
2020-03-30Assert that debug_module is initialized correctly. (#437)Tim Newsome1-0/+1
2020-03-29Fix debug segfault by partially reverting #409Andrew Waterman1-2/+3
2020-03-27Merge pull request #433 from chihminchao/rvv-fix-2020-03-27Andrew Waterman13-25/+35
2020-03-27Write execution logs to a named log file (#409)Rupert Swarbrick6-78/+144
2020-03-27rvv: fix int_max/min value calculationChih-Min Chao8-23/+26
2020-03-27rvv: fix vssra.vi e64 corner caseChih-Min Chao1-1/+1
2020-03-27rvv: check vlen == slenChih-Min Chao1-0/+2
2020-03-27rvv: fix vmv reg checking failureChih-Min Chao3-1/+6
2020-03-24Allow PATH lookup for executing dtc (#432)綺麗な賢狼ホロ1-1/+1
2020-03-23rvv: restrict segment load register ruleChih-Min Chao4-3/+4
2020-03-23rvv: fix WARL behavior for vxsat and vxrmChih-Min Chao1-2/+2
2020-03-23rvv: fix vdiv corner caseChih-Min Chao2-2/+2
generated by cgit v1.1 at 2024-09-12 08:51:04 +0000