index
:
rocket-tools/riscv-gnu-toolchain/spike.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
Age
Commit message (
Expand
)
Author
Files
Lines
2020-07-29
rvv: op: rearrange some instruction since generation order change
Chih-Min Chao
1
-36
/
+36
2020-07-29
rvv: op: fix amo naming
Chih-Min Chao
38
-144
/
+144
2020-07-29
rvv: remove slen
Chih-Min Chao
2
-8
/
+5
2020-07-29
rvv: initialize vector register as zero
Chih-Min Chao
1
-1
/
+2
2020-07-28
Incorporate RVV 1.0 vtype layout change
Andrew Waterman
2
-5
/
+4
2020-07-16
Fix legalize_privilege for extension H (#508)
Abhinay Kayastha
1
-1
/
+1
2020-07-15
commitlog: fix vmvnfr.v register information (#506)
Chih-Min Chao
1
-4
/
+17
2020-07-13
rvv: fix viota.m dst and src overlapping rule (#504)
Chih-Min Chao
1
-5
/
+1
2020-07-09
Merge pull request #493 from avpatel/riscv-hyp-ext-v0.6.1
Andrew Waterman
34
-145
/
+924
2020-07-09
Add bootargs command-line option to Spike
Anup Patel
4
-7
/
+21
2020-07-09
Implement new instructions of hypervisor extension
Anup Patel
16
-0
/
+81
2020-07-09
Implement hypervisor two-stage MMU
Anup Patel
2
-51
/
+179
2020-07-09
Implement hypervisor CSRs read/write
Anup Patel
8
-53
/
+502
2020-07-08
rvv: vstart register needs only lg2(VLEN) bits (#501)
Chih-Min Chao
1
-1
/
+1
2020-07-08
Extend trap classes to pass more information
Anup Patel
7
-28
/
+60
2020-07-08
Add hypervisor extension related CSR and instruction defines
Anup Patel
1
-6
/
+81
2020-07-06
If n_pmp=0, then pmp is not implemented hence raise trap
Abhinay Kayastha
1
-0
/
+3
2020-07-02
commitlog: support csr access
Chih-Min Chao
2
-2
/
+99
2020-07-02
commitlog: simplify print_value path
Chih-Min Chao
1
-26
/
+27
2020-07-02
commitlog: extend hint bit to record csr access
Chih-Min Chao
3
-6
/
+12
2020-07-02
rvv: make vmvfnr respect vstart
Chih-Min Chao
1
-5
/
+4
2020-06-25
rvv: remove unecessary access
Chih-Min Chao
1
-3
/
+0
2020-06-25
rvv: fix viota.m overlapping rule
Chih-Min Chao
1
-1
/
+5
2020-06-17
rvv: make v[sl]1r respect vstart
Chih-Min Chao
2
-2
/
+2
2020-06-17
rvv: commitlog: fix fractional lmul dump
Chih-Min Chao
1
-2
/
+2
2020-06-16
Merge pull request #490 from chihminchao/rvv-fix-2020-06-17
Andrew Waterman
2
-0
/
+10
2020-06-16
zfh: support register dump in interactive mode
Chih-Min Chao
2
-0
/
+10
2020-06-16
ext: handle diaseembler initialization from --extension
Chih-Min Chao
1
-0
/
+4
2020-06-16
zfh: implement all instructions
Chih-Min Chao
37
-1
/
+207
2020-06-16
zfh: op: add scalar opcode
Chih-Min Chao
1
-0
/
+108
2020-06-15
remove the redundant code (#488)
Dave Wen
2
-2
/
+1
2020-06-11
rvv: fix index and amo overlapping rule
Chih-Min Chao
1
-4
/
+23
2020-06-11
rvv: add widen overlapping helper and related widen rule
Chih-Min Chao
1
-8
/
+52
2020-06-11
rvv: fix comparison and narrow overlapping rule
Chih-Min Chao
1
-3
/
+6
2020-06-11
rvv: fix some style and dead code
Chih-Min Chao
3
-12
/
+2
2020-06-10
build: fix quota string parameter
Chih-Min Chao
1
-1
/
+1
2020-06-10
Merge pull request #485 from chihminchao/custom-ext
Andrew Waterman
3
-8
/
+23
2020-06-10
ext: build libriscv PIC to make it linkable to ext library
Chih-Min Chao
1
-0
/
+2
2020-06-10
ext: support default library name and fix isa parser
Chih-Min Chao
2
-8
/
+21
2020-06-08
Fix performance regression
Andrew Waterman
1
-1
/
+1
2020-06-08
Fix priority of misaligned exceptions for store-conditional
Andrew Waterman
3
-5
/
+14
2020-06-04
rvv: fix vfmv.s.f for non NaN-boxed case
Chih-Min Chao
1
-8
/
+2
2020-06-04
rvv: commitlog: fix vfslide
Chih-Min Chao
2
-2
/
+2
2020-06-04
rvv: fix vms[oib]f.m overlapping rule
Chih-Min Chao
3
-7
/
+7
2020-06-04
rvv: fix compilation warning
Chih-Min Chao
2
-7
/
+7
2020-05-28
rvv: use zvqmac to enable vector qmac
Chih-Min Chao
2
-0
/
+6
2020-05-28
rvv: apply new overlapping and align macro
Chih-Min Chao
15
-87
/
+77
2020-05-28
rvv: add e8 type for narrow/widen conversion
Chih-Min Chao
16
-5
/
+75
2020-05-28
rvv: add new explicit eew load/store instructions
Chih-Min Chao
80
-503
/
+418
2020-05-28
rvv: add amo instructions
Chih-Min Chao
40
-54
/
+268
[next]