aboutsummaryrefslogtreecommitdiff
path: root/riscv
AgeCommit message (Expand)AuthorFilesLines
2022-09-16Fix trigger never fire on executing an instruction on plugin devices (#1084)YenHaoChen1-7/+5
2022-09-15Initialize triggers using default member initializersScott Johnson2-24/+14
2022-09-09Merge pull request #1080 from scottj97/trigger-cleanupScott Johnson1-6/+0
2022-09-08Remove obsolete enum trigger_operation_tScott Johnson1-6/+0
2022-09-08Remove redundant require_vm in macro VI_VV_LOOP_WITH_CARRYWeiwei Li1-2/+0
2022-09-08Remove unnecessary argument alu(always false) from macroWeiwei Li5-8/+6
2022-09-08Remove redundant require_vector in macro VI_MERGE_LOOP_BASEWeiwei Li1-1/+0
2022-09-06fix comment in definition of vmv<nf>r.vAndrew Waterman1-1/+1
2022-09-06vmv<nf>r.v depends on vtype, and therefore should check villAndrew Waterman1-1/+1
2022-08-28Fix tval on illegal instruction faults with long illegal instructionYenHaoChen1-1/+4
2022-08-23Constantize variablesScott Johnson1-2/+2
2022-08-23Separate variables that contain two different thingsScott Johnson1-2/+2
2022-08-22Fix redundant loops when calculating vrgather.vi. (#1072)yangcheng1-6/+0
2022-08-22"Implement" Zihintntl extension (#1071)Andrew Waterman1-0/+2
2022-08-12Remove unused code in vsmul* (#1069)ksco2-19/+2
2022-08-11Unify PMPCFGx behaviour with PMPADDRx where PMP is disabled (#1068)Greg Chadwick2-0/+11
2022-08-11Remove dead code in VI_VV_EXT macro (#1065)ksco1-3/+0
2022-08-10Add space between if/while/switch and '('Weiwei Li54-77/+77
2022-08-10Improve write log for vtype in set_vlWeiwei Li1-1/+2
2022-08-10Fix code indentation in processor.cc, interactive.cc, debug_module.h/ccWeiwei Li7-90/+90
2022-08-10Fix description for mem related interactive commandsWeiwei Li1-4/+6
2022-08-10Add #ifdef RISCV_ENABLE_COMMITLOG for commitlog related codeWeiwei Li1-0/+2
2022-08-09Fix exception type for accessing (v)stimecmp (#1061)liweiwei901-6/+7
2022-08-09modify take_interrupt to support LCOFIP irqWeiwei Li1-0/+2
2022-08-09add support for sscofpmf extension v0.5.2Weiwei Li6-7/+65
2022-08-08Merge pull request #831 from plctlab/plct-upstream-zfinxAndrew Waterman93-215/+288
2022-08-08Merge pull request #1059 from plctlab/plct-stateen-fixAndrew Waterman3-37/+21
2022-08-04Add stateen related check for float point instructionsWeiwei Li2-2/+3
2022-08-04 Add support for freg command to read X regs when enable Zfinxliweiwei2-13/+27
2022-08-04Modify F/D/Zfh instructions to add support for Zfinx/Zdinx/Zhinx{min} instruc...liweiwei89-197/+239
2022-08-04Add flags for Zfinx/Zdinx/Zhinx{min}liweiwei2-3/+19
2022-08-03Add Sstc support. (#1057)i2h26-5/+79
2022-08-03Fix exception type for accessing senvcfg/henvcfg/hstateenWeiwei Li1-6/+5
2022-08-03add stateen related check to frm/fflags and then apply to fcsr implicitlyWeiwei Li3-31/+16
2022-08-01WFI condition fixCanberk Topal1-1/+3
2022-07-28Fix overflow issue of p-ext multiply instructions (#1053)ChunPing Chung8-8/+8
2022-07-26Add additional bits to medeleg (#1050)Brendan Sweeney1-0/+6
2022-07-25Pay attention to dmcs2.grouptype. (#1049)Tim Newsome1-1/+3
2022-07-21Merge pull request #1040 from plctlab/plct-priv-devAndrew Waterman5-31/+59
2022-07-21add base verify_permission in counter_proxy_csr_t::verify_permissionsWeiwei Li1-1/+3
2022-07-21add support for time/timeh/htimedelta/htimedeltah csrsWeiwei Li5-0/+49
2022-07-21modify minstret/mcycle/minstreth/mcycleh to reuse rv32_low/high_csr_tWeiwei Li3-44/+21
2022-07-18Fix load/store performance under clangAndrew Waterman2-2/+4
2022-07-18Merge pull request #1041 from plctlab/plct-new-csrsAndrew Waterman4-29/+44
2022-07-18Fix totally-broken misaligned HSVScott Johnson1-1/+5
2022-07-18Fix totally-broken misaligned HLV/HLVXScott Johnson1-1/+6
2022-07-18Remove no-longer-necessary typecastScott Johnson1-1/+1
2022-07-17modify the check for "state->prv >= PRV_M" to "state->prv == PRV_M"Weiwei Li1-1/+1
2022-07-17add U mode check for *envcfg*Weiwei Li1-24/+26
2022-07-17Fix the initial value and write mask for mstatusWeiwei Li1-2/+6
generated by cgit v1.1 at 2024-08-06 18:38:22 +0000