aboutsummaryrefslogtreecommitdiff
path: root/riscv/sim.h
AgeCommit message (Expand)AuthorFilesLines
2019-09-18Adds --log-commits commandline option. (#323)dave-estes-syzexion1-0/+2
2019-07-22Implement MMIO device plugins.Aaron Jones1-0/+2
2019-06-18rvv: extend interactive debugChih-Min Chao1-0/+1
2019-06-14rvv: add varch option parser and initialize vector unitChih-Min Chao1-2/+2
2019-05-14Clean up debug module options. (#299)Tim Newsome1-3/+1
2019-04-04Add --debug-no-abstract-csr (#267)Tim Newsome1-1/+1
2019-04-02Implement debug hasel support (#287)Tim Newsome1-1/+2
2019-03-12include sys/types.h for suseconds_t (#285)nmeum1-0/+1
2018-12-13Add --dmi-rti and --abstract-rti to test OpenOCD.Tim Newsome1-1/+2
2018-10-18Provide a noisy until interactive commandHesham Almatary1-1/+3
2018-08-23Add --disable-dtb option to suppress writing the DTB to memoryAndrew Waterman1-0/+4
2018-05-31Put simif_t declaration in its own file. (#209)Andy Wright1-13/+1
2018-03-16Implement debug havereset bitsTim Newsome1-0/+5
2018-03-07Merge pull request #177 from riscv/debug_authTim Newsome1-1/+1
2018-03-06Narrow the interface used by the processors and memory to the top-level simul...Prashanth Mundkur1-1/+12
2018-02-27Add debug module authentication.Tim Newsome1-1/+1
2018-02-01Add --debug-sba optionTim Newsome1-1/+1
2018-01-18Support debug system bus access.Tim Newsome1-2/+7
2017-12-11Make progbuf a run-time option.Tim Newsome1-1/+2
2017-11-15Support for non-contiguous hartidsGleb Gagarin1-1/+1
2017-05-16Merge remote-tracking branch 'origin/debug-0.13' into priv-1.10Palmer Dabbelt1-5/+8
2017-05-01Set default entry point from ELFAndrew Waterman1-2/+2
2017-04-30Add option to set start pcAndrew Waterman1-1/+2
2017-04-30Support more flexible main memory allocationAndrew Waterman1-7/+4
2017-04-30Store both host & target address in soft TLBAndrew Waterman1-2/+1
2017-04-17Merge remote-tracking branch 'origin/priv-1.10' into HEADMegan Wachs1-5/+7
2017-04-10Implement new FP encodingAndrew Waterman1-1/+2
2017-03-22riscv: replace rtc device with a real clint implementationWesley W. Terpstra1-1/+1
2017-03-21configstring: rename variables to dtsWesley W. Terpstra1-3/+3
2017-03-21sim: define emulated CPU clock rate to be 1GHzWesley W. Terpstra1-0/+1
2017-02-10Entering debug mode now jumps to "dynamic rom"Tim Newsome1-0/+1
2017-02-07OpenOCD does a dmi read and gets dummy value back.Tim Newsome1-1/+2
2017-02-03OpenOCD connects, and sends some data that we receive.Tim Newsome1-4/+5
2016-06-22Remove legacy HTIF; implement HTIF directlyAndrew Waterman1-13/+20
2016-05-23Have Debug memory kind of working again.Tim Newsome1-3/+0
2016-05-23Add debug_module bus device.Tim Newsome1-6/+6
2016-05-23ROM -> RAM -> ROM, waiting for debug int.Tim Newsome1-0/+5
2016-05-23Add -H to start halted.Tim Newsome1-1/+1
2016-05-23gdb can now read spike memory.Tim Newsome1-0/+1
2016-05-23Listen on a socket for gdb to connect to.Tim Newsome1-0/+3
2016-05-02Remove tohost/fromhost registersAndrew Waterman1-2/+0
2016-04-30Remove SCRs; add padding after config stringAndrew Waterman1-7/+3
2016-04-29Move much closer to new platform-M memory mapAndrew Waterman1-3/+9
2016-04-28Add --dump-config-string flagAndrew Waterman1-0/+1
2016-04-28Remove MTIME[CMP]; add RTC deviceAndrew Waterman1-1/+2
2016-03-02Use RV config string rather than FDTAndrew Waterman1-2/+2
2015-11-12Generate device tree for target machineAndrew Waterman1-3/+4
2015-09-24Refactor memory access code; add MMIO supportAndrew Waterman1-0/+5
2015-08-06Add an option (-l) to display a log of execution in non-interactive mode.Prashanth Mundkur1-0/+2
2015-06-05add an interactive "pc" commandMike Frysinger1-0/+1