aboutsummaryrefslogtreecommitdiff
path: root/riscv/sim.h
AgeCommit message (Expand)AuthorFilesLines
2017-11-15Support for non-contiguous hartidsGleb Gagarin1-1/+1
2017-05-16Merge remote-tracking branch 'origin/debug-0.13' into priv-1.10Palmer Dabbelt1-5/+8
2017-05-01Set default entry point from ELFAndrew Waterman1-2/+2
2017-04-30Add option to set start pcAndrew Waterman1-1/+2
2017-04-30Support more flexible main memory allocationAndrew Waterman1-7/+4
2017-04-30Store both host & target address in soft TLBAndrew Waterman1-2/+1
2017-04-17Merge remote-tracking branch 'origin/priv-1.10' into HEADMegan Wachs1-5/+7
2017-04-10Implement new FP encodingAndrew Waterman1-1/+2
2017-03-22riscv: replace rtc device with a real clint implementationWesley W. Terpstra1-1/+1
2017-03-21configstring: rename variables to dtsWesley W. Terpstra1-3/+3
2017-03-21sim: define emulated CPU clock rate to be 1GHzWesley W. Terpstra1-0/+1
2017-02-10Entering debug mode now jumps to "dynamic rom"Tim Newsome1-0/+1
2017-02-07OpenOCD does a dmi read and gets dummy value back.Tim Newsome1-1/+2
2017-02-03OpenOCD connects, and sends some data that we receive.Tim Newsome1-4/+5
2016-06-22Remove legacy HTIF; implement HTIF directlyAndrew Waterman1-13/+20
2016-05-23Have Debug memory kind of working again.Tim Newsome1-3/+0
2016-05-23Add debug_module bus device.Tim Newsome1-6/+6
2016-05-23ROM -> RAM -> ROM, waiting for debug int.Tim Newsome1-0/+5
2016-05-23Add -H to start halted.Tim Newsome1-1/+1
2016-05-23gdb can now read spike memory.Tim Newsome1-0/+1
2016-05-23Listen on a socket for gdb to connect to.Tim Newsome1-0/+3
2016-05-02Remove tohost/fromhost registersAndrew Waterman1-2/+0
2016-04-30Remove SCRs; add padding after config stringAndrew Waterman1-7/+3
2016-04-29Move much closer to new platform-M memory mapAndrew Waterman1-3/+9
2016-04-28Add --dump-config-string flagAndrew Waterman1-0/+1
2016-04-28Remove MTIME[CMP]; add RTC deviceAndrew Waterman1-1/+2
2016-03-02Use RV config string rather than FDTAndrew Waterman1-2/+2
2015-11-12Generate device tree for target machineAndrew Waterman1-3/+4
2015-09-24Refactor memory access code; add MMIO supportAndrew Waterman1-0/+5
2015-08-06Add an option (-l) to display a log of execution in non-interactive mode.Prashanth Mundkur1-0/+2
2015-06-05add an interactive "pc" commandMike Frysinger1-0/+1
2015-06-05unify interactive core processingMike Frysinger1-0/+1
2015-06-04add a help screen to interactive modeMike Frysinger1-0/+1
2015-05-31Use single, shared real-time counterAndrew Waterman1-0/+2
2015-04-03Support setting ISA/subsets with --isa flagAndrew Waterman1-1/+3
2014-08-15Added PC histogram option.Christopher Celio1-0/+2
2014-01-13Improve performance for branchy codeAndrew Waterman1-1/+2
2013-11-25Update to new privileged ISAAndrew Waterman1-1/+1
2013-10-28Pass target machine's return code back to OSAndrew Waterman1-1/+1
2013-10-18refactor disassembler, and add hwacha disassemblerYunsup Lee1-2/+3
2013-08-11Instructions are no longer member functionsAndrew Waterman1-1/+1
2013-07-26Generate instruction decoder dynamicallyAndrew Waterman1-1/+1
2013-07-22Add xspike programAndrew Waterman1-0/+2
2013-07-12Eliminate infinite loop in debug modeAndrew Waterman1-0/+1
2013-07-12Exit cleanly from debug consoleAndrew Waterman1-6/+6
2013-04-23destroy htif on simulator terminationAndrew Waterman1-1/+2
2013-03-29add load-reserved/store-conditional instructionsAndrew Waterman1-10/+5
2013-03-25add BSD licenseAndrew Waterman1-0/+2
2013-02-13add I$/D$/L2$ simulatorsAndrew Waterman1-0/+1
2013-01-25change htif to link against libfesvrAndrew Waterman1-9/+7
generated by cgit v1.1 at 2024-08-06 14:01:51 +0000