aboutsummaryrefslogtreecommitdiff
path: root/riscv/sim.cc
AgeCommit message (Expand)AuthorFilesLines
2015-08-06Add an option (-l) to display a log of execution in non-interactive mode.Prashanth Mundkur1-0/+7
2015-05-31Use single, shared real-time counterAndrew Waterman1-2/+4
2015-04-03Support setting ISA/subsets with --isa flagAndrew Waterman1-9/+4
2014-08-15Added PC histogram option.Christopher Celio1-1/+12
2014-01-13Improve performance for branchy codeAndrew Waterman1-1/+1
2013-10-28Pass target machine's return code back to OSAndrew Waterman1-1/+2
2013-10-18refactor disassembler, and add hwacha disassemblerYunsup Lee1-3/+14
2013-09-23Fix Scott's deadlockAndrew Waterman1-4/+3
2013-09-11Implement zany immediatesAndrew Waterman1-2/+1
2013-09-10Don't tick HTIF as oftenAndrew Waterman1-4/+4
2013-08-13Implement RoCC and add a dummy RoCCAndrew Waterman1-1/+1
2013-08-11Instructions are no longer member functionsAndrew Waterman1-10/+8
2013-07-22Add xspike programAndrew Waterman1-1/+12
2013-07-19Use calloc to allocate target memoryAndrew Waterman1-18/+7
2013-07-12Eliminate infinite loop in debug modeAndrew Waterman1-0/+10
2013-07-12Exit cleanly from debug consoleAndrew Waterman1-8/+15
2013-07-12Favor procs.size() over num_cores()Andrew Waterman1-3/+5
2013-03-29add load-reserved/store-conditional instructionsAndrew Waterman1-7/+17
2013-03-25add BSD licenseAndrew Waterman1-0/+2
2013-03-25add missing #includeAndrew Waterman1-0/+1
2013-02-12make HTIF interactions deterministic; fix raceAndrew Waterman1-3/+2
2013-01-25change htif to link against libfesvrAndrew Waterman1-20/+20
2012-05-15fix htif interaction with interactive modeAndrew Waterman1-5/+8
2012-05-09per-core tohost/fromhost registersAndrew Waterman1-31/+6
2012-03-24new supervisor modeAndrew Waterman1-0/+5
2012-02-08initialize tohost and fromhostYunsup Lee1-0/+2
2012-01-31poll HTIF occasionallyAndrew Waterman1-4/+9
2011-11-11Changed supervisor modeAndrew Waterman1-0/+5
2011-10-18yunsup made this fix..ask himYunsup Lee1-0/+1
2011-06-27Builds and runs on Mac OS 10.6.7Andrew Waterman1-2/+6
2011-06-19temporary undoing of renamingAndrew Waterman1-0/+92
2011-06-12[sim] renamed to riscv-isa-runAndrew Waterman1-351/+0
2011-06-11[xcc] cleaned up mmu codeAndrew Waterman1-26/+48
2011-05-28[fesvr,xcc,sim] fixed multicore sim for akarosAndrew Waterman1-11/+32
2011-04-30[sim] hacked in a dcache simulatorAndrew Waterman1-2/+2
2011-04-16[sim] added "str" debug commandAndrew Waterman1-0/+17
2011-04-15[sim] added icache simulator (disabled by default)Andrew Waterman1-2/+2
2011-04-09[sim] add vt stuffYunsup Lee1-1/+1
2011-03-25[xcc,pk,opcodes,sim] updated encoding/insn namesAndrew Waterman1-1/+1
2011-01-18[opcodes, sim, xcc] made *w insns illegal in RV32Andrew Waterman1-3/+3
2010-12-27[sim] fixed some compiler warningsAndrew Waterman1-0/+1
2010-11-21[xcc, sim, pk] link register is now x1Andrew Waterman1-0/+5
2010-09-08[sim] add while to interactive_untilYunsup Lee1-24/+41
2010-09-08[sim] change applink for tohost/fromhostYunsup Lee1-2/+2
2010-09-06[sim] fixed bug in msub.d; added ability to print FPRs in debug modeAndrew Waterman1-0/+36
2010-08-09[sim] removed unused elf loaderAndrew Waterman1-25/+0
2010-07-22[sim] various fixes to get the sim work with the fesvrYunsup Lee1-0/+2
2010-07-21[pk,sim] first cut of appserver communication linkAndrew Waterman1-11/+26
2010-07-18Reorganized directory structureAndrew Waterman1-0/+240
generated by cgit v1.1 at 2024-07-11 12:14:57 +0000