aboutsummaryrefslogtreecommitdiff
path: root/riscv/riscv.ac
AgeCommit message (Expand)AuthorFilesLines
2015-04-03Support setting ISA/subsets with --isa flagAndrew Waterman1-15/+4
2015-03-30Implement RVC draftAndrew Waterman1-0/+5
2015-01-09Fix bug where C compiler used instead of C++ for autoconf testsStephen Twigg1-0/+2
2014-09-20Update riscv.ac to set CPPFLAGS with fesvr include pathArun Thomas1-1/+1
2014-08-15Added PC histogram option.Christopher Celio1-0/+5
2014-01-26Enable runtime loading of dynamic library with --extlibAndrew Waterman1-2/+0
2014-01-24Require libdl for dynamic linking at runtimeAndrew Waterman1-0/+2
2014-01-24Build and use shared libraries onlyAndrew Waterman1-2/+2
2014-01-24Build and use shared librariesAndrew Waterman1-2/+2
2013-09-27Added commit logging (--enable-commitlog). Also fixed disasm bug.Christopher Celio1-0/+5
2013-07-26Remove more vector stuffAndrew Waterman1-10/+0
2013-01-25change htif to link against libfesvrAndrew Waterman1-2/+13
2011-11-11Remove dependence on binutilsYour Name1-16/+0
2011-11-11Use new compiler toolchain's disassemblerAndrew Waterman1-1/+1
2011-07-08bugfix to riscv.acRimas Avizienis1-2/+2
2011-07-08fixes to make disassembly work under macos (with macports binutils installed)Rimas Avizienis1-1/+6
2011-06-19temporary undoing of renamingAndrew Waterman1-0/+32
2011-06-12[sim] renamed to riscv-isa-runAndrew Waterman1-37/+0
2011-06-11[xcc] fix configure scriptsAndrew Waterman1-3/+3
2011-04-15[sim] added icache simulator (disabled by default)Andrew Waterman1-0/+5
2011-04-09[sim] add disable option for vectorYunsup Lee1-0/+5
2011-04-09[sim,pk] reorganized status registerAndrew Waterman1-0/+5
2010-10-15[pk, sim] added FPU emulation support to proxy kernelAndrew Waterman1-0/+10
2010-07-18Reorganized directory structureAndrew Waterman1-0/+12
generated by cgit v1.1 at 2024-07-11 12:20:46 +0000