index
:
rocket-tools/riscv-gnu-toolchain/spike.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
mmu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2022-04-11
Merge pull request #944 from riscv-software-src/triggers
Scott Johnson
1
-25
/
+15
2022-04-05
Move trigger match logic into triggers.cc
Tim Newsome
1
-8
/
+10
2022-04-05
module_t::trigger_match -> memory_access_match
Tim Newsome
1
-2
/
+2
2022-04-05
trigger_matched_t -> triggers::matched_t
Tim Newsome
1
-18
/
+5
2022-04-05
Give triggers::module_t its own processor_t*
Tim Newsome
1
-2
/
+2
2022-04-05
Move trigger_match() into triggers.
Tim Newsome
1
-2
/
+2
2022-03-30
Replace state.mcontrol with TM.triggers.
Tim Newsome
1
-1
/
+1
2022-03-30
trigger_operation_t -> triggers::operation_t
Tim Newsome
1
-7
/
+8
2022-03-30
Implement Sv57 and Sv57x4 translation modes
Andrew Waterman
1
-0
/
+1
2022-01-30
add instructions function for cmo
liweiwei
1
-14
/
+36
2022-01-29
add blocksz parameter to specify the cache block size for CBO operations
liweiwei
1
-0
/
+6
2021-09-08
Make pmp_ok return type bool
Scott Johnson
1
-1
/
+1
2021-07-21
Fix hypervisor MXR and SUM
Andrew Waterman
1
-2
/
+2
2021-07-21
Fix HLVX permissions check
Andrew Waterman
1
-5
/
+5
2021-07-21
Simplify (and possibly fix) handling of HLV/HSV TLB accesses
Andrew Waterman
1
-12
/
+4
2021-07-17
ext-h: handle mis-aligned exception for guest world
Chih-Min Chao
1
-16
/
+20
2021-06-12
Revert the redundant check for lr instruction (#728)
sven
1
-4
/
+1
2021-05-25
Add alignment check for lr instruction (#713)
sven
1
-1
/
+4
2021-03-02
Fix AMO guest page fault as store guest fault (#663)
francis4096
1
-0
/
+3
2021-02-04
Fix compile errors
Andrew Waterman
1
-4
/
+4
2021-01-20
add support to page on demand (#634)
Chih-Min Chao
1
-0
/
+3
2020-12-18
If misaligned accesses are enabled, throw access fault on misaligned LR/SC
Andrew Waterman
1
-2
/
+20
2020-12-18
Check and use proc variable in MMU emulation
Anup Patel
1
-2
/
+2
2020-11-27
Fix hstatus.GVA and mstatus.GVA updation
Anup Patel
1
-4
/
+4
2020-11-23
Fix misaligned loads and stores for big endian target (#602)
Marcus Comstedt
1
-2
/
+2
2020-11-12
Correct AMO exception cause for misaligned accesses (#594)
Scott Johnson
1
-0
/
+3
2020-11-11
Use new require_alignment flag to simplify AMO check
Scott Johnson
1
-3
/
+1
2020-11-11
Make LR properly take misaligned exception
Scott Johnson
1
-4
/
+6
2020-11-07
Make mmu_t::target_big_endian always available
Marcus Comstedt
1
-12
/
+2
2020-11-07
Tag target endian values to help guide conversion code
Marcus Comstedt
1
-13
/
+13
2020-11-07
Implement support for big-endian targets
Marcus Comstedt
1
-9
/
+48
2020-10-24
Fix trap generation in s2xlate()
Anup Patel
1
-1
/
+1
2020-07-09
Implement hypervisor two-stage MMU
Anup Patel
1
-36
/
+84
2020-07-08
Extend trap classes to pass more information
Anup Patel
1
-10
/
+10
2020-06-08
Fix priority of misaligned exceptions for store-conditional
Andrew Waterman
1
-1
/
+4
2020-03-23
commitlog: fix wrong dump when exception occurs
Chih-Min Chao
1
-1
/
+1
2020-02-20
Disallow access to debug memory region unless in debug mode
Andrew Waterman
1
-0
/
+3
2020-01-13
commitlog: extend load/store record to keep multiple access
Chih-Min Chao
1
-9
/
+4
2019-12-16
extend the commit and memory writes log feature with memory reads (#370)
John Ingalls
1
-6
/
+21
2019-10-28
Implement support for big-endian hosts
Marcus Comstedt
1
-16
/
+19
2019-10-16
Enforce 2^56-bit physical address limit
Andrew Waterman
1
-0
/
+1
2019-09-18
Extends the commit log feature with memory writes. (#324)
dave-estes-syzexion
1
-1
/
+15
2019-01-28
Fix PMP checks for partially-matching accesses (#270)
Andrew Waterman
1
-1
/
+1
2018-09-25
Add PMP support
Andrew Waterman
1
-3
/
+6
2018-08-10
Fix 2 trigger corner cases. (#229)
Tim Newsome
1
-3
/
+9
2018-07-10
Refactor and fix LR/SC implementation (#217)
Andrew Waterman
1
-0
/
+24
2018-05-31
Put simif_t declaration in its own file. (#209)
Andy Wright
1
-1
/
+1
2018-04-04
Allow querying the mmu configuration chosen during the build. (#191)
Prashanth Mundkur
1
-0
/
+18
2018-03-06
Narrow the interface used by the processors and memory to the top-level simul...
Prashanth Mundkur
1
-2
/
+2
2018-02-21
Don't allow 32-bit instructions to take up multiple slots in I$
Andrew Waterman
1
-1
/
+2
[next]