index
:
rocket-tools/riscv-gnu-toolchain/spike.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
ss-cbo-fault
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
jtag_dtm.cc
Age
Commit message (
Expand
)
Author
Files
Lines
2021-04-27
Implement JTAG BYPASS register. (#697)
Tim Newsome
1
-11
/
+14
2020-01-13
Make minimum RTI behavior more realistic. (#375)
Tim Newsome
1
-32
/
+35
2019-07-11
Fix some 32-bit safety issues
Andrew Waterman
1
-2
/
+2
2018-12-13
Add --dmi-rti and --abstract-rti to test OpenOCD.
Tim Newsome
1
-28
/
+42
2018-02-27
Add debug module authentication.
Tim Newsome
1
-3
/
+7
2017-06-08
Reset to "success" instead of "error."
dtm_reset_error
Tim Newsome
1
-1
/
+1
2017-03-21
spec bump
Palmer Dabbelt
1
-1
/
+1
2017-02-21
Improve debug performance.
Tim Newsome
1
-8
/
+6
2017-02-15
Implement autoexec. DMI op 2 is just write now.
Tim Newsome
1
-5
/
+4
2017-02-13
dbus -> dmi
Tim Newsome
1
-23
/
+23
2017-02-13
Abstract register read mostly working.
Tim Newsome
1
-1
/
+1
2017-02-12
Fix stack overflow and support --rbb-port=0
Tim Newsome
1
-0
/
+1
2017-02-08
Serve up a correct dmcontrol register.
Tim Newsome
1
-7
/
+22
2017-02-07
OpenOCD does a dmi read and gets dummy value back.
Tim Newsome
1
-7
/
+93
2017-02-06
Refactor remote bitbang code.
Tim Newsome
1
-0
/
+81