index
:
rocket-tools/riscv-gnu-toolchain/spike.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
insns
/
viota_m.h
Age
Commit message (
Expand
)
Author
Files
Lines
2022-10-04
Suppress unused-variable warnings in vector instruction definitions
Andrew Waterman
1
-1
/
+0
2021-09-29
Convert vl to csr_t
Scott Johnson
1
-1
/
+1
2021-09-29
Convert vstart to csr_t
Scott Johnson
1
-1
/
+1
2020-08-03
rvv: add 'vstartalu" option to --varch arugment
Chih-Min Chao
1
-1
/
+1
2020-07-13
rvv: fix viota.m dst and src overlapping rule (#504)
Chih-Min Chao
1
-5
/
+1
2020-06-25
rvv: fix viota.m overlapping rule
Chih-Min Chao
1
-1
/
+5
2020-05-28
rvv: apply new overlapping and align macro
Chih-Min Chao
1
-4
/
+3
2020-05-28
rvv: remove vmlen
Chih-Min Chao
1
-3
/
+2
2020-01-22
commitlog: rvv: add commitlog support to misc instrutions
Chih-Min Chao
1
-4
/
+4
2019-11-11
rvv: add reg checking for specifial instructions
Chih-Min Chao
1
-0
/
+4
2019-11-11
rvv: remove configuable tail-zero
Chih-Min Chao
1
-1
/
+0
2019-07-19
Check vtype.vill for all vector instructions except vsetvl[i]
Andrew Waterman
1
-1
/
+1
2019-06-18
rvv: add integer/fixed-point/mask/reduction/permutation instructions
Chih-Min Chao
1
-0
/
+52