aboutsummaryrefslogtreecommitdiff
path: root/riscv/insns/rem.h
AgeCommit message (Expand)AuthorFilesLines
2022-08-10Add space between if/while/switch and '('Weiwei Li1-2/+2
2015-04-03Support setting ISA/subsets with --isa flagAndrew Waterman1-0/+1
2015-02-08Use xlen, not xprlen, to refer to x-register widthAndrew Waterman1-3/+3
2013-09-27Use WRITE_RD/WRITE_FRD macros to write registersAndrew Waterman1-3/+3
2012-02-15reimplement div[u][w]/rem[u][w]Andrew Waterman1-4/+6
2011-06-19temporary undoing of renamingAndrew Waterman1-0/+6
2011-06-12[sim] renamed to riscv-isa-runAndrew Waterman1-6/+0
2011-04-16[sim] removed undefined behavior for non-canonical inputsAndrew Waterman1-1/+1
2011-01-18[opcodes, sim, xcc] made *w insns illegal in RV32Andrew Waterman1-3/+4
2010-12-27[sim] fixed some compiler warningsAndrew Waterman1-1/+1
2010-11-21[sim] handle integer division overflowAndrew Waterman1-1/+4
2010-11-21[xcc, sim, pk, opcodes] new instruction encoding!Andrew Waterman1-1/+1
2010-09-20[xcc, sim] changed instruction format so imm12 subs for rs2Andrew Waterman1-1/+1
2010-08-03[pk,sim,xcc] Renamed instructions to RISC-V specAndrew Waterman1-2/+2
2010-07-28[sim,xcc] Changed instruction format to RISC-VAndrew Waterman1-0/+2