aboutsummaryrefslogtreecommitdiff
path: root/configure
AgeCommit message (Collapse)AuthorFilesLines
2019-11-12Add --priv option to control which privilege modes are availableAndrew Waterman1-0/+19
2019-10-28Implement support for big-endian hostsMarcus Comstedt1-1/+2
2019-09-02Fix OSX buildAndrew Waterman1-1/+75
Closes #326
2019-07-22Implement MMIO device plugins.Aaron Jones1-0/+2
2019-07-11Fix support for 32-bit hosts (but no V extension in that case!)Andrew Waterman1-2/+2
2019-06-14rvv: add configuration and command-line optionChih-Min Chao1-0/+87
1. configure option "--with-varch" the option defines the default u-arch implementatiton-decided parameter VLEN: vector register length in bit SLEN: striping distance in bit ELEN: max element size in bit ex: --with-vector=v128:e32:s128 2. add __int128_t type checking 3. add --varch command option and help message ex: --varch=v512:e64:s512 Signed-off-by: Dave Wen <dave.wen@sifive.com>
2019-03-31Add fesvr; only globally install fesvr headers/libsstatic-linkAndrew Waterman1-159/+96
2017-06-05Configure should fail if device-tree-compiler is not installedAndrew Waterman1-0/+4
Fixes #107
2017-04-05Add --enable-misaligned option for misaligned ld/st supportAndrew Waterman1-0/+16
Resolves #93
2017-03-21autoconf: put location of 'dtc' into config.hWesley W. Terpstra1-0/+46
2017-02-18Make HW setting of PTE A/D bits optional (by configure arg)Andrew Waterman1-1/+29
https://github.com/riscv/riscv-isa-manual/issues/14
2016-04-02Allow configuration of default ISA with --with-isaAndrew Waterman1-0/+19
2016-03-02Add autoconf check for little-endiannessAndrew Waterman1-265/+686
2016-03-02Compile debug symbolsAndrew Waterman1-2/+2
2016-01-24Remove hwacha supportAndrew Waterman1-49/+0
Support for hwacha will continue on the ESP branch (see https://github.com/ucb-bar/esp-isa-sim).
2015-05-13autoreconf 126beb482ff6 ("Install pkg-config files for Spike")Palmer Dabbelt1-0/+18
2015-04-09Fix autoconf for RHEL6Andrew Waterman1-57/+58
2015-04-03Support setting ISA/subsets with --isa flagAndrew Waterman1-105/+61
Default is RV64IMAFDC. Can do things like --isa=RV32 (which implies IMAFDC) --isa=IM (which implies RV64) --isa=RV64IMAFDXhwacha
2015-03-30Implement RVC draftAndrew Waterman1-0/+15
2015-01-09Don't look for a simulator when cross compilingAndrew Waterman1-120/+0
2015-01-09Fix bug where C compiler used instead of C++ for autoconf testsStephen Twigg1-8/+16
2014-12-29autoreconf 65ba70071d11cc19b3dc85c047c5fea6d4d7bc0dPalmer Dabbelt1-121/+139
2014-12-20Support building from within root directoryAndrew Waterman1-8/+8
2014-11-25Factor out the dummy RoCC acceleratorAndrew Waterman1-0/+46
2014-11-19Suppress harmless warningsAndrew Waterman1-2/+2
specifically, unused variables in auto-generated code.
2014-08-28Update configure to set CPPFLAGS instead of CFLAGS with fesvr include path.Jim Lawson1-1/+1
Since we no longer are duplicating CFLAGS, ensure CPPFLAGS are set correctly.
2014-08-15Added PC histogram option.Christopher Celio1-0/+15
- Spits out all PCs (on 4B granularity) executed with count. - Requires a compile time configuration option. - Also requires a run-time flag.
2014-01-26Enable runtime loading of dynamic library with --extlibAndrew Waterman1-155/+149
2014-01-26Eliminate hwacha <-> riscv circular dependenceAndrew Waterman1-102/+153
We now split out the spike executable into another subproject, which depends on both rocket and hwacha
2014-01-25Merge softfloat_riscv into softfloatAndrew Waterman1-46/+0
They really aren't independent libraries.
2014-01-24Require libdl for dynamic linking at runtimeAndrew Waterman1-15/+63
2014-01-24Build and use shared libraries onlyAndrew Waterman1-2/+2
2014-01-24Build and use shared librariesAndrew Waterman1-28/+28
2013-10-16revamp hwacha; now runs in physical modeYunsup Lee1-0/+46
2013-10-10commit configure script; new configure option --enable-commitlogYunsup Lee1-0/+15
2013-08-11Instructions are no longer member functionsAndrew Waterman1-1/+1
2013-07-26Remove more vector stuffAndrew Waterman1-30/+0
2013-05-13change riscv-isa-run to spikeYunsup Lee1-2/+2
2013-02-12migrate to c++11Andrew Waterman1-1/+1
2013-01-25change htif to link against libfesvrAndrew Waterman1-264/+497
2011-11-11Remove dependence on binutilsYour Name1-181/+0
We now have our own disassembler.
2011-11-11Use new compiler toolchain's disassemblerAndrew Waterman1-1/+1
2011-08-18don't forget to commit configure after autoconf!cs250Andrew Waterman1-348/+274
2011-07-08fixes to make disassembly work under macos (with macports binutils installed)Rimas Avizienis1-268/+375
2011-06-19temporary undoing of renamingAndrew Waterman1-0/+5561
2011-06-12[sim] renamed to riscv-isa-runAndrew Waterman1-5576/+0
2011-06-11[xcc] fix configure scriptsAndrew Waterman1-3/+3
2011-05-29[sim,opcodes] improved sim build and run performanceAndrew Waterman1-1/+1
2011-04-15[sim] added icache simulator (disabled by default)Andrew Waterman1-0/+15
2011-04-09[sim] add disable option for vectorYunsup Lee1-0/+15
generated by cgit v1.1 at 2024-11-18 06:57:17 +0000