aboutsummaryrefslogtreecommitdiff
path: root/spike_main
diff options
context:
space:
mode:
authorZhen Wei <zhen.wei@sifive.com>2020-02-27 11:01:18 +0800
committerChih-Min Chao <48193236+chihminchao@users.noreply.github.com>2020-03-04 14:22:31 +0800
commit945e063906b6eefba71c5fa9fd418d97968acd4a (patch)
tree49a09f4029cff396229e654641253300fbe65a9c /spike_main
parent2567040468c5522a9bc10a38c67055a4e2eb4323 (diff)
downloadspike-945e063906b6eefba71c5fa9fd418d97968acd4a.zip
spike-945e063906b6eefba71c5fa9fd418d97968acd4a.tar.gz
spike-945e063906b6eefba71c5fa9fd418d97968acd4a.tar.bz2
rvv: remove the option of vector impl. check
The check is not needed anymore since most vector kernels are supported in current implemented vector instruction set.
Diffstat (limited to 'spike_main')
-rw-r--r--spike_main/spike.cc32
1 files changed, 0 insertions, 32 deletions
diff --git a/spike_main/spike.cc b/spike_main/spike.cc
index e652a33..3812d73 100644
--- a/spike_main/spike.cc
+++ b/spike_main/spike.cc
@@ -32,9 +32,6 @@ static void help(int exit_code = 1)
fprintf(stderr, " --isa=<name> RISC-V ISA string [default %s]\n", DEFAULT_ISA);
fprintf(stderr, " --priv=<m|mu|msu> RISC-V privilege modes supported [default %s]\n", DEFAULT_PRIV);
fprintf(stderr, " --varch=<name> RISC-V Vector uArch string [default %s]\n", DEFAULT_VARCH);
-#ifdef RISCV_ENABLE_IMPL_CHECK
- fprintf(stderr, " --check-impl Check vector instruction implementation(\"any\", \'1905\", \"e27\")\n");
-#endif
fprintf(stderr, " --pc=<address> Override ELF entry point\n");
fprintf(stderr, " --hartids=<a,b,...> Explicitly specify hartids, default is 0,1,...\n");
fprintf(stderr, " --ic=<S>:<W>:<B> Instantiate a cache model with S sets,\n");
@@ -127,16 +124,6 @@ static std::vector<std::pair<reg_t, mem_t*>> make_mems(const char* arg)
return res;
}
-#ifdef RISCV_ENABLE_IMPL_CHECK
-extern unsigned g_check_impl;
-extern bool g_has_unsupport;
-static void exit_with_unsupport(void)
-{
- if (g_has_unsupport) {
- _Exit(123);
- }
-}
-#endif
extern bool g_vector_mistrap;
int main(int argc, char** argv)
@@ -256,21 +243,6 @@ int main(int argc, char** argv)
parser.option(0, "device", 1, device_parser);
parser.option(0, "extension", 1, [&](const char* s){extension = find_extension(s);});
parser.option(0, "dump-dts", 0, [&](const char *s){dump_dts = true;});
-#ifdef RISCV_ENABLE_IMPL_CHECK
- parser.option(0, "check-impl", 1, [&](const char *s)
- {
- if (strcmp(s, "any") == 0)
- g_check_impl = 'a' << 16 | 'n' << 8 | 'y';
- else if (strcmp(s, "1905") == 0)
- g_check_impl = 1905;
- else if (strcmp(s, "e27") == 0)
- g_check_impl = 'e' << 16 | '2' << 8 | '7';
- else {
- fprintf(stderr, "unsupport check-impl value %s\n", s);
- exit(1);
- }
- });
-#endif
parser.option(0, "vector-mistrap", 0, [&](const char *s){g_vector_mistrap = true;});
parser.option(0, "disable-dtb", 0, [&](const char *s){dtb_enabled = false;});
parser.option(0, "initrd", 1, [&](const char* s){initrd = s;});
@@ -308,10 +280,6 @@ int main(int argc, char** argv)
if (!*argv1)
help();
-#ifdef RISCV_ENABLE_IMPL_CHECK
- atexit(exit_with_unsupport);
-#endif
-
if (initrd && check_file_exists(initrd)) {
initrd_size = get_file_size(initrd);
for (auto& m : mems) {