aboutsummaryrefslogtreecommitdiff
path: root/riscv
diff options
context:
space:
mode:
authorSchuyler Eldridge <schuyler.eldridge@ibm.com>2020-05-06 17:53:18 -0400
committerChih-Min Chao <chihmin.chao@sifive.com>2020-05-19 19:56:44 -0700
commit02ea77d713777142e4cb51fbc2af3cf9c9a29fb7 (patch)
treed21b4cdb56aa51054ca7a03f13eccf8d0333ce92 /riscv
parent3a17237fd605094f33c036900e5a638aa941b2e1 (diff)
downloadspike-02ea77d713777142e4cb51fbc2af3cf9c9a29fb7.zip
spike-02ea77d713777142e4cb51fbc2af3cf9c9a29fb7.tar.gz
spike-02ea77d713777142e4cb51fbc2af3cf9c9a29fb7.tar.bz2
Add missing stdexcept imports
Signed-off-by: Schuyler Eldridge <schuyler.eldridge@ibm.com>
Diffstat (limited to 'riscv')
-rw-r--r--riscv/devices.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/riscv/devices.h b/riscv/devices.h
index 1bc9618..3dd6c66 100644
--- a/riscv/devices.h
+++ b/riscv/devices.h
@@ -7,6 +7,7 @@
#include <string>
#include <map>
#include <vector>
+#include <stdexcept>
class processor_t;