aboutsummaryrefslogtreecommitdiff
path: root/riscv/sim.h
diff options
context:
space:
mode:
authorMarcus Comstedt <marcus@mc.pp.se>2020-10-11 13:36:13 +0200
committerMarcus Comstedt <marcus@mc.pp.se>2020-11-07 15:03:58 +0100
commit8d09d845a7373cce52d3943f5dca1a2ac34a4f83 (patch)
tree65a8e157ac2c167c6b89d436c00fa8c12bdf6181 /riscv/sim.h
parent641d7d03e6a8d822b720fcb1a19f261813c00c4a (diff)
downloadspike-8d09d845a7373cce52d3943f5dca1a2ac34a4f83.zip
spike-8d09d845a7373cce52d3943f5dca1a2ac34a4f83.tar.gz
spike-8d09d845a7373cce52d3943f5dca1a2ac34a4f83.tar.bz2
Implement support for big-endian targets
Diffstat (limited to 'riscv/sim.h')
-rw-r--r--riscv/sim.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/riscv/sim.h b/riscv/sim.h
index c7e3de4..1c47ce7 100644
--- a/riscv/sim.h
+++ b/riscv/sim.h
@@ -138,6 +138,8 @@ private:
void write_chunk(addr_t taddr, size_t len, const void* src);
size_t chunk_align() { return 8; }
size_t chunk_max_size() { return 8; }
+ void set_target_endianness(memif_endianness_t endianness);
+ memif_endianness_t get_target_endianness() const;
public:
// Initialize this after procs, because in debug_module_t::reset() we