aboutsummaryrefslogtreecommitdiff
path: root/riscv/sim.cc
diff options
context:
space:
mode:
authorChih-Min Chao <chihmin.chao@sifive.com>2020-04-23 19:19:29 -0700
committerChih-Min Chao <chihmin.chao@sifive.com>2020-04-27 21:16:43 -0700
commit3b26740205c401498fe77c2c9a16c8907a139cd8 (patch)
tree609d267768097a6b46c533ab4f5b5e01fac932c0 /riscv/sim.cc
parent65f42ac88a871a5464a63a83cec6987f17aa599e (diff)
downloadspike-3b26740205c401498fe77c2c9a16c8907a139cd8.zip
spike-3b26740205c401498fe77c2c9a16c8907a139cd8.tar.gz
spike-3b26740205c401498fe77c2c9a16c8907a139cd8.tar.bz2
fdt: restructure dtb create and config flow
1. pass dtb option from constructor 2. separate dtb generation from rom initialization 3. setup clint base from dtb Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
Diffstat (limited to 'riscv/sim.cc')
-rw-r--r--riscv/sim.cc53
1 files changed, 45 insertions, 8 deletions
diff --git a/riscv/sim.cc b/riscv/sim.cc
index ac527a8..18df394 100644
--- a/riscv/sim.cc
+++ b/riscv/sim.cc
@@ -34,14 +34,25 @@ sim_t::sim_t(const char* isa, const char* priv, const char* varch,
const std::vector<std::string>& args,
std::vector<int> const hartids,
const debug_module_config_t &dm_config,
- const char *log_path)
- : htif_t(args), mems(mems), plugin_devices(plugin_devices),
+ const char *log_path,
+ bool dtb_enabled, const char *dtb_file)
+ : htif_t(args),
+ mems(mems),
+ plugin_devices(plugin_devices),
procs(std::max(nprocs, size_t(1))),
- initrd_start(initrd_start), initrd_end(initrd_end), start_pc(start_pc),
+ initrd_start(initrd_start),
+ initrd_end(initrd_end),
+ start_pc(start_pc),
+ dtb_file(dtb_file ? dtb_file : ""),
+ dtb_enabled(dtb_enabled),
log_file(log_path),
- current_step(0), current_proc(0), debug(false), histogram_enabled(false),
- log(false), dtb_enabled(true),
- remote_bitbang(NULL), debug_module(this, dm_config)
+ current_step(0),
+ current_proc(0),
+ debug(false),
+ histogram_enabled(false),
+ log(false),
+ remote_bitbang(NULL),
+ debug_module(this, dm_config)
{
signal(SIGINT, &handle_signal);
@@ -69,8 +80,15 @@ sim_t::sim_t(const char* isa, const char* priv, const char* varch,
log_file.get());
}
+ make_dtb();
+
clint.reset(new clint_t(procs, CPU_HZ / INSNS_PER_RTC_TICK, real_time_clint));
- bus.add_device(CLINT_BASE, clint.get());
+ reg_t clint_base;
+ if (fdt_parse_clint((void *)dtb.c_str(), &clint_base, "riscv,clint0")) {
+ bus.add_device(CLINT_BASE, clint.get());
+ } else {
+ bus.add_device(clint_base, clint.get());
+ }
}
sim_t::~sim_t()
@@ -191,6 +209,25 @@ bool sim_t::mmio_store(reg_t addr, size_t len, const uint8_t* bytes)
void sim_t::make_dtb()
{
+ if (!dtb_file.empty()) {
+ std::ifstream fin(dtb_file.c_str(), std::ios::binary);
+ if (!fin.good()) {
+ std::cerr << "can't find dtb file: " << dtb_file << std::endl;
+ exit(-1);
+ }
+
+ std::stringstream strstream;
+ strstream << fin.rdbuf();
+
+ dtb = strstream.str();
+ } else {
+ dts = make_dts(INSNS_PER_RTC_TICK, CPU_HZ, initrd_start, initrd_end, procs, mems);
+ dtb = dts_compile(dts);
+ }
+}
+
+void sim_t::set_rom()
+{
const int reset_vec_size = 8;
start_pc = start_pc == reg_t(-1) ? get_entry_point() : start_pc;
@@ -252,7 +289,7 @@ char* sim_t::addr_to_mem(reg_t addr) {
void sim_t::reset()
{
if (dtb_enabled)
- make_dtb();
+ set_rom();
}
void sim_t::idle()