aboutsummaryrefslogtreecommitdiff
path: root/riscv/sim.cc
diff options
context:
space:
mode:
authorMarcus Comstedt <marcus@mc.pp.se>2020-10-21 18:51:01 +0200
committerMarcus Comstedt <marcus@mc.pp.se>2020-11-07 15:34:19 +0100
commit212249e7c0d484fe69c953226ab7f4326427a73f (patch)
tree8ef5bda164bb0417b68a3470033d3ed703a50e32 /riscv/sim.cc
parent8e3bcb2eef7f195a9cd61f5b79c1e67a0c3c28ff (diff)
downloadspike-212249e7c0d484fe69c953226ab7f4326427a73f.zip
spike-212249e7c0d484fe69c953226ab7f4326427a73f.tar.gz
spike-212249e7c0d484fe69c953226ab7f4326427a73f.tar.bz2
Allow fixed endianness to be observed through MBE/SBE/UBE
Diffstat (limited to 'riscv/sim.cc')
-rw-r--r--riscv/sim.cc1
1 files changed, 1 insertions, 0 deletions
diff --git a/riscv/sim.cc b/riscv/sim.cc
index 6faa1ac..ddf1f2c 100644
--- a/riscv/sim.cc
+++ b/riscv/sim.cc
@@ -350,6 +350,7 @@ void sim_t::set_target_endianness(memif_endianness_t endianness)
debug_mmu->set_target_big_endian(enable);
for (size_t i = 0; i < procs.size(); i++) {
procs[i]->get_mmu()->set_target_big_endian(enable);
+ procs[i]->reset();
}
#else
assert(endianness == memif_endianness_little);