diff options
author | Chih-Min Chao <48193236+chihminchao@users.noreply.github.com> | 2021-08-10 12:08:53 +0800 |
---|---|---|
committer | GitHub <noreply@github.com> | 2021-08-09 21:08:53 -0700 |
commit | a31184c3de3fd981b4733b10554215db0e5aa85f (patch) | |
tree | f7db684133506a6ce45963bfa50890d1df7081c4 /riscv/riscv.mk.in | |
parent | dbe45fd4e54bfce90b684f11602f9fd8bbcc0bf0 (diff) | |
download | spike-a31184c3de3fd981b4733b10554215db0e5aa85f.zip spike-a31184c3de3fd981b4733b10554215db0e5aa85f.tar.gz spike-a31184c3de3fd981b4733b10554215db0e5aa85f.tar.bz2 |
rvv fix 2021-08-09 (#768)
* rvv: vmadc/vmsbc have been separated into carry and no-carry versions
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
* rvv: rename file name by opcode name change
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
Diffstat (limited to 'riscv/riscv.mk.in')
-rw-r--r-- | riscv/riscv.mk.in | 15 |
1 files changed, 10 insertions, 5 deletions
diff --git a/riscv/riscv.mk.in b/riscv/riscv.mk.in index 0356c39..9609d29 100644 --- a/riscv/riscv.mk.in +++ b/riscv/riscv.mk.in @@ -480,6 +480,7 @@ riscv_insn_ext_v_alu_int = \ vasub_vx \ vasubu_vx \ vcompress_vm \ + vcpop_m \ vdiv_vv \ vdiv_vx \ vdivu_vv \ @@ -488,6 +489,9 @@ riscv_insn_ext_v_alu_int = \ viota_m \ vmacc_vv \ vmacc_vx \ + vmadc_vv \ + vmadc_vx \ + vmadc_vi \ vmadc_vim \ vmadc_vvm \ vmadc_vxm \ @@ -511,7 +515,8 @@ riscv_insn_ext_v_alu_int = \ vmnor_mm \ vmor_mm \ vmornot_mm \ - vpopc_m \ + vmsbc_vv \ + vmsbc_vx \ vmsbc_vvm \ vmsbc_vxm \ vmsbf_m \ @@ -721,7 +726,7 @@ riscv_insn_ext_v_alu_fp = \ vfredmax_vs \ vfredmin_vs \ vfredosum_vs \ - vfredsum_vs \ + vfredusum_vs \ vfrec7_v \ vfrsub_vf \ vfrsqrt7_v \ @@ -758,7 +763,7 @@ riscv_insn_ext_v_alu_fp = \ vfwnmsac_vf \ vfwnmsac_vv \ vfwredosum_vs \ - vfwredsum_vs \ + vfwredusum_vs \ vfwsub_vf \ vfwsub_vv \ vfwsub_wf \ @@ -813,7 +818,7 @@ riscv_insn_ext_v_amo = \ vamoxorei64_v \ riscv_insn_ext_v_ldst = \ - vle1_v \ + vlm_v \ vle8_v \ vle16_v \ vle32_v \ @@ -850,7 +855,7 @@ riscv_insn_ext_v_ldst = \ vl2re64_v \ vl4re64_v \ vl8re64_v \ - vse1_v \ + vsm_v \ vse8_v \ vse16_v \ vse32_v \ |