diff options
author | Andrew Waterman <andrew@sifive.com> | 2019-10-16 16:24:11 -0700 |
---|---|---|
committer | Andrew Waterman <andrew@sifive.com> | 2019-10-16 16:24:45 -0700 |
commit | e10f44738b87a2b5249fccc58bb2e06d24ee1728 (patch) | |
tree | c5bc45b3b60dc10fab09a90f7df6cb3b21562bba /riscv/mmu.h | |
parent | bbe881f3c5435d02eeb7c28515bfb301470f2875 (diff) | |
download | spike-e10f44738b87a2b5249fccc58bb2e06d24ee1728.zip spike-e10f44738b87a2b5249fccc58bb2e06d24ee1728.tar.gz spike-e10f44738b87a2b5249fccc58bb2e06d24ee1728.tar.bz2 |
Enforce 2^56-bit physical address limit
It's very difficult to encounter this (need to manually place a device or
memory at very high addresses), but it is technically a Spike bug.
Diffstat (limited to 'riscv/mmu.h')
-rw-r--r-- | riscv/mmu.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/riscv/mmu.h b/riscv/mmu.h index 9826cf1..c7e047a 100644 --- a/riscv/mmu.h +++ b/riscv/mmu.h @@ -17,6 +17,7 @@ #define PGSHIFT 12 const reg_t PGSIZE = 1 << PGSHIFT; const reg_t PGMASK = ~(PGSIZE-1); +#define MAX_PADDR_BITS 56 // imposed by Sv39 / Sv48 struct insn_fetch_t { |