diff options
author | Tim Newsome <tim@sifive.com> | 2016-04-26 14:32:08 -0700 |
---|---|---|
committer | Tim Newsome <tim@sifive.com> | 2016-05-23 12:12:11 -0700 |
commit | 7baa7795ba6b878f1dc859f4d4ee239bb569c750 (patch) | |
tree | 146a42f110714fdd750381df3c8d1a94fa1c17f1 /riscv/mmu.h | |
parent | ffe4998fe57c5e58e591fc75e62e092e8e20d668 (diff) | |
download | spike-7baa7795ba6b878f1dc859f4d4ee239bb569c750.zip spike-7baa7795ba6b878f1dc859f4d4ee239bb569c750.tar.gz spike-7baa7795ba6b878f1dc859f4d4ee239bb569c750.tar.bz2 |
gdb can attach and read the PC:
(gdb) target remote localhost:1234
Remote debugging using localhost:1234
0x0000000000010178 in fib (n=0) at waste.c:1
1 unsigned int fib(unsigned int n) {
(gdb)
Diffstat (limited to 'riscv/mmu.h')
-rw-r--r-- | riscv/mmu.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/riscv/mmu.h b/riscv/mmu.h index a87b6af..8fe3043 100644 --- a/riscv/mmu.h +++ b/riscv/mmu.h @@ -117,6 +117,7 @@ public: entry->tag = -1; tracer.trace(paddr, length, FETCH); } + entry->tag = -1; // TODO: this is hack to work around Debug RAM code being cached return entry; } |