diff options
author | Chih-Min Chao <chihmin.chao@sifive.com> | 2019-10-23 01:36:33 -0700 |
---|---|---|
committer | Chih-Min Chao <chihmin.chao@sifive.com> | 2019-11-11 19:02:35 -0800 |
commit | e289b996c6ef60693b394b57bb53034c38eff4e4 (patch) | |
tree | 9cd36f16b3d07c1849ac219c70e0eebac3cb99ed /riscv/insns/vslideup_vi.h | |
parent | c655b1cf465f59912ddb5b0dbd6f83f1d5516406 (diff) | |
download | spike-e289b996c6ef60693b394b57bb53034c38eff4e4.zip spike-e289b996c6ef60693b394b57bb53034c38eff4e4.tar.gz spike-e289b996c6ef60693b394b57bb53034c38eff4e4.tar.bz2 |
rvv: add reg checking rule to vslide instructions
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
Diffstat (limited to 'riscv/insns/vslideup_vi.h')
-rw-r--r-- | riscv/insns/vslideup_vi.h | 6 |
1 files changed, 4 insertions, 2 deletions
diff --git a/riscv/insns/vslideup_vi.h b/riscv/insns/vslideup_vi.h index 4135b20..64b4aca 100644 --- a/riscv/insns/vslideup_vi.h +++ b/riscv/insns/vslideup_vi.h @@ -1,8 +1,10 @@ // vslideup.vi vd, vs2, rs1 -if (insn.v_vm() == 0) +require((insn.rs2() & (P.VU.vlmul - 1)) == 0); +require((insn.rd() & (P.VU.vlmul - 1)) == 0); +require(insn.rd() != insn.rs2()); +if (P.VU.vlmul > 1 && insn.v_vm() == 0) require(insn.rd() != 0); -VI_CHECK_SS const reg_t offset = insn.v_zimm5(); VI_LOOP_BASE if (P.VU.vstart < offset && i < offset) |