diff options
author | Andrew Waterman <andrew@sifive.com> | 2022-09-22 18:35:12 -0700 |
---|---|---|
committer | Andrew Waterman <andrew@sifive.com> | 2022-10-04 15:40:27 -0700 |
commit | e2139a5d1c11954ede663539c8666e8696474c01 (patch) | |
tree | c72b29369da9ba366a5b83c09cb183214011bdb5 /riscv/insns/vmv_x_s.h | |
parent | d2f34d1e41a7d2884aec4d1d3daa1dbf549d059e (diff) | |
download | spike-e2139a5d1c11954ede663539c8666e8696474c01.zip spike-e2139a5d1c11954ede663539c8666e8696474c01.tar.gz spike-e2139a5d1c11954ede663539c8666e8696474c01.tar.bz2 |
Suppress unused-variable warnings in vector instruction definitions
Diffstat (limited to 'riscv/insns/vmv_x_s.h')
-rw-r--r-- | riscv/insns/vmv_x_s.h | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/riscv/insns/vmv_x_s.h b/riscv/insns/vmv_x_s.h index 16153eb..57a9e1a 100644 --- a/riscv/insns/vmv_x_s.h +++ b/riscv/insns/vmv_x_s.h @@ -1,7 +1,6 @@ // vmv_x_s: rd = vs2[0] require_vector(true); require(insn.v_vm() == 1); -reg_t rs1 = RS1; reg_t sew = P.VU.vsew; reg_t rs2_num = insn.rs2(); reg_t res; |