diff options
author | Chih-Min Chao <chihmin.chao@sifive.com> | 2019-12-02 06:53:21 -0800 |
---|---|---|
committer | Chih-Min Chao <chihmin.chao@sifive.com> | 2020-01-09 01:42:48 -0800 |
commit | 4ac95a8c99d19c4db3be648e88f853ddf4f66d53 (patch) | |
tree | b30659e4bf84b8d1b09b1a4bed6bda2bdc2dbd35 /riscv/insns/vfmv_f_s.h | |
parent | 4436424174070e0e84aa2fe1b1d1450771253f36 (diff) | |
download | spike-4ac95a8c99d19c4db3be648e88f853ddf4f66d53.zip spike-4ac95a8c99d19c4db3be648e88f853ddf4f66d53.tar.gz spike-4ac95a8c99d19c4db3be648e88f853ddf4f66d53.tar.bz2 |
rvv: refinve vfmv to support float64
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
Diffstat (limited to 'riscv/insns/vfmv_f_s.h')
-rw-r--r-- | riscv/insns/vfmv_f_s.h | 8 |
1 files changed, 1 insertions, 7 deletions
diff --git a/riscv/insns/vfmv_f_s.h b/riscv/insns/vfmv_f_s.h index 066db80..dbfe8f9 100644 --- a/riscv/insns/vfmv_f_s.h +++ b/riscv/insns/vfmv_f_s.h @@ -2,18 +2,12 @@ require_vector; require_fp; require_extension('F'); -require(P.VU.vsew == e8 || P.VU.vsew == e16 || P.VU.vsew == e32 || P.VU.vsew == e64); +require(P.VU.vsew == e32 || P.VU.vsew == e64); reg_t rs2_num = insn.rs2(); uint64_t vs2_0 = 0; const reg_t sew = P.VU.vsew; switch(sew) { -case e8: - vs2_0 = P.VU.elt<uint8_t>(rs2_num, 0); - break; -case e16: - vs2_0 = P.VU.elt<uint16_t>(rs2_num, 0); - break; case e32: vs2_0 = P.VU.elt<uint32_t>(rs2_num, 0); break; |