diff options
author | Weiwei Li <liweiwei@iscas.ac.cn> | 2022-08-10 22:55:07 +0800 |
---|---|---|
committer | Weiwei Li <liweiwei@iscas.ac.cn> | 2022-08-10 23:05:58 +0800 |
commit | ce34edb0eecec520d6d2cfec5bda57ca90a69f14 (patch) | |
tree | f5f5da62f53bced28e38349a1b41983bb916dcfa /riscv/insns/vdiv_vx.h | |
parent | 2aaa89c0cf8fe0f45d284c0847f11d175eb82e03 (diff) | |
download | spike-ce34edb0eecec520d6d2cfec5bda57ca90a69f14.zip spike-ce34edb0eecec520d6d2cfec5bda57ca90a69f14.tar.gz spike-ce34edb0eecec520d6d2cfec5bda57ca90a69f14.tar.bz2 |
Add space between if/while/switch and '('
Add space between ')' and '{'
Diffstat (limited to 'riscv/insns/vdiv_vx.h')
-rw-r--r-- | riscv/insns/vdiv_vx.h | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/riscv/insns/vdiv_vx.h b/riscv/insns/vdiv_vx.h index 4052952..2b93eac 100644 --- a/riscv/insns/vdiv_vx.h +++ b/riscv/insns/vdiv_vx.h @@ -1,9 +1,9 @@ // vdiv.vx vd, vs2, rs1 VI_VX_LOOP ({ - if(rs1 == 0) + if (rs1 == 0) vd = -1; - else if(vs2 == (INT64_MIN >> (64 - sew)) && rs1 == -1) + else if (vs2 == (INT64_MIN >> (64 - sew)) && rs1 == -1) vd = vs2; else vd = vs2 / rs1; |